Datasheet HT32F59041 (Holtek) - 9

ManufacturerHoltek
DescriptionEnhanced 24-bit A/D Arm® Cortex®-M0+ Flash MCU 64 KB Flash and 8 KB SRAM with 1 MSPS 12-Bit ADC 24-Bit Delta Sigma ADC, DIV, USART, UART, SPI, I2C MCTM, GPTM, BFTM, PWM, CRC, RTC and WDT
Pages / Page59 / 9 — Real Time Clock – RTC. 2 Features. External Interrupt / Event Controller …
Revision1.00
File Format / SizePDF / 1.3 Mb
Document LanguageEnglish

Real Time Clock – RTC. 2 Features. External Interrupt / Event Controller – EXTI. Hardware Divider – DIV

Real Time Clock – RTC 2 Features External Interrupt / Event Controller – EXTI Hardware Divider – DIV

Model Line for this Datasheet

Text Version of Document

Enhanced 24-bit A/D Arm® Cortex®-M0+ MCU HT32F59041
Real Time Clock – RTC
▆ 24-bit up-counter with a programmable prescaler ▆ Alarm function ▆ Interrupt and Wake-up event The Real Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the
2 Features
VDD15 power domain. The RTC counter is used as a wakeup timer to generate a system resume or
2 Features
interrupt signal from the MCU power saving mode.
External Interrupt / Event Controller – EXTI
▆ Up to 16 EXTI lines with configurable trigger source and type ▆ All GPIO pins can be selected as EXTI trigger source ▆ Source trigger type includes high level, low level, negative edge, positive edge, or both edges ▆ Individual interrupt enable, wakeup enable and status bits for each EXTI line ▆ Software interrupt trigger mode for each EXTI line ▆ Integrated deglitch filter for short pulse blocking The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.
Hardware Divider – DIV
▆ Signed/unsigned 32-bit divider ▆ Operation in 8 clock cycles, load in 1 clock cycle ▆ Divide by zero error Flag The divider is the truncated division and needs a software triggered start signal by using the control register “START” bit. After 8 clock cycles, the divider calculate complete flag will be set to 1, and if the divisor register data is zero, the divide by zero error flag will be set to 1.
12-Bit Analog to Digital Converter – ADC
▆ 12-bit SAR ADC engine ▆ Up to 1 Msps conversion rate ▆ Up to 12 external analog input channels A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 12 external analog signal channels and 2 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset threshold levels. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes. Rev. 1.00 9 of 59 January 17, 2020 Document Outline 1 General Description 2 Features Core On-chip Memory Flash Memory Controller – FMC Reset Control Unit – RSTCU Clock Control Unit – CKCU Power Management Control Unit – PWRCU Real Time Clock – RTC External Interrupt / Event Controller – EXTI Hardware Divider – DIV 12-Bit Analog to Digital Converter – ADC 24-Bit Delta Sigma Analog to Digital Converter – ΔΣ ADC I/O Ports – GPIO Basic Function Timer – BFTM Motor Control Timer – MCTM PWM Generation and Capture Timer – GPTM Pulse Width Modulation – PWM Watchdog Timer – WDT Inter-integrated Circuit – I2C Serial Peripheral Interface – SPI Universal Synchronous Asynchronous Receiver Transmitter – USART Universal Asynchronous Receiver Transmitter – UART Cyclic Redundancy Check – CRC Debug Support Package and Operation Temperature 3 Overview Device Information Block Diagram Memory Map Clock Structure 4 24-Bit Delta Sigma A/D Converter – ΔΣ ADC 24-Bit A/D Converter Internal Registers Internal Power Supply Reference Voltages Power and Reference Control Oscillator Input Signal Gain Control Amplifier – PGA 24-Bit Analog to Digital Converter Operation External Interface Communication 5 Pin Assignment 6 Electrical Characteristics Absolute Maximum Ratings Recommended DC Operating Conditions On-Chip LDO Voltage Regulator Characteristics Power Consumption Reset and Supply Monitor Characteristics External Clock Characteristics Internal Clock Characteristics Memory Characteristics I/O Port Characteristics 12-Bit ADC Characteristics 24-Bit ADC Characteristics Effective Number of Bits (ENOB) MCTM/GPTM/PWM Characteristics I2C Characteristics SPI Characteristics 7 Package Information 48-pin LQFP (7mm × 7mm) Outline Dimensions