Datasheet AD5592R (Analog Devices) - 3
Manufacturer | Analog Devices |
Description | 8 Channel, 12-Bit, Configurable ADC/DAC with on-chip Reference, SPI interface |
Pages / Page | 43 / 3 — Data Sheet. AD5592R. FUNCTIONAL BLOCK DIAGRAM (AD5592R-1). LOGIC. REF. … |
Revision | E |
File Format / Size | PDF / 984 Kb |
Document Language | English |
Data Sheet. AD5592R. FUNCTIONAL BLOCK DIAGRAM (AD5592R-1). LOGIC. REF. AD5592R-1. POWER-ON. 2.5V. RESET. REFERENCE. GPIO0. INPUT. DAC. SYNC. DAC 0
Model Line for this Datasheet
Text Version of Document
Data Sheet AD5592R FUNCTIONAL BLOCK DIAGRAM (AD5592R-1) V V V LOGIC DD REF AD5592R-1 POWER-ON 2.5V RESET REFERENCE GPIO0 INPUT DAC SYNC DAC 0 I/O0 REGISTER REGISTER SCLK SDI GPIO7 SDO SPI INPUT DAC I/O7 DAC 7 INTERFACE REGISTER REGISTER LOGIC MUX SEQUENCER 12-BIT SUCCESSIVE T/H APPROXIMATION ADC TEMPERATURE INDICATOR
202
GND
12506- Figure 2. AD5592R-1 Functional Block Diagram Rev. E | Page 3 of 43 Document Outline Features Applications General Description Functional Block Diagram Revision History Functional Block Diagram (AD5592R-1) Specifications Timing Characteristics Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Terminology ADC Terminology DAC Terminology Theory of Operation DAC Section Resistor String Output Buffer ADC Section Calculating ADC Input Current GPIO Section Internal Reference RESETB Function Temperature Indicator Serial Interface Power-Up Time Write Mode Read Mode Configuring the AD5592R/AD5592R-1 General-Purpose Control Register DAC Write Operation LDAC Mode Operation DAC Readback ADC Operation Changing an ADC Sequence GPIO Operation Setting Pins as Outputs Setting Pins as Inputs Three-State Pins 85 kΩ Pull-Down Resistor Pins Power-Down Mode Reset Function Readback and LDAC Mode Register Applications Information Microprocessor Interfacing AD5592R/AD5592R-1 to SPI Interface AD5592R/AD5592R-1 to SPORT Interface Layout Guidelines Outline Dimensions Ordering Guide