Datasheet ADF4602 (Analog Devices)

Single-Chip, Multiband 3G Femtocell Transceiver ADF4602 FEATURES FUNCTIONAL BLOCK DIAGRAM ] Single-chip, multiband 3G transceiver 4:1 C1 C2 3GPP 25.104 release 9 WCDMA/HSPA compatible DA DA GPO[ UMTS band coverage Local area Class BS in Band I to Band VI and Band VIII to 1 2 4 ADF4602 O Band X GPO DAC DAC 1 T Tx_PWR_CONTROL Direct conversion transmitter and receiver TXBBIB Minimal external components TXBBI Integrated, multiband, multimode monitoring TXLBRF TXBBQ No Tx SAW or Rx interstage SAW filters Tx_PWR_ TXBBQB CONTROL Integrated power management (3.1 V to 3.6 V supply) Tx_PWR_CONTROL Integrated synthesizers, including PLL loop filters TXHBRF Integrated PA bias control DACs/GPOs Tx_PWR_ Tx PLL WCDMA and GSM receive baseband filter options CONTROL FRAC N VSUP7 LOOP Easy-to-use with minimal calibration LO GENERATOR FILTER SYNTHE- SIZER Automatic Rx DC offset control Simple gain, frequency, mode programming Rx PLL Low supply current LOOP FRAC N LO GENERATOR FILTER SYNTHE- 50 mA typical Rx current VSUP6 SIZER 50 mA to 100 mA Tx current (varies with output power) Rx_LO_LB 6 mm × 6 mm 40-pin LFCSP package SELECTABLE BANDWIDTH BASEBAND FILTERS APPLICATIONS RXHB1RF RXBBI I RXBBIB 3G home base stations (femtocells) CHAN- RXHB2RF NEL DC OFFSET CORRECTION RXBBQ RXLBRF Q RXBBQB CHAN- NEL DC OFFSET CORRECTION Rx_LO_LB REFIN 26MHz 19.2MHz SERIAL INTER- FACE VDD VSUP8 LDO1 LDO2 LDO3 LDO4 LDO5 N K A K P1 P2 P3 P4 P5 NT LK L U U U U U SE VI
01
SCL DAT FC PC
0
VS VS VS VS VS S E R HI C
07092- Figure 1.
Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2009–2011 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS TIMING CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION TRANSMITTER DESCRIPTION I/Q Baseband I/Q Modulator VCO Output TX Output Baluns DACS GENERAL PURPOSE OUTPUTS RECEIVER DESCRIPTION LNAs Mixers Baseband Section Gain Control DC Offset Compensation POWER MANAGEMENT FREQUENCY SYNTHESIS Reference Path SERIAL PORT INTERFACE (SPI) Format OPERATION AND TIMING Read REGISTERS REGISTER MAP REGISTER DESCRIPTION SOFTWARE INITIALIZATION PROCEDURE INITIALIZATION SEQUENCE Nonvolatile Memory (NVM) Initialization Programming Transmit and Receive frequencies APPLICATIONS INFORMATION INTERFACING THE ADF4602 TO THE AD9963 AD9963 ADC Inputs Interfacing to the AD9963 Rx Baseband Inputs AD9963 DAC Outputs Reference Voltage Current Scaling Resistor, RSET Gain Scaling Parameters RECEIVE SENSITIVITY Interfacing to the AD9963 TX Baseband Outputs OUTLINE DIMENSIONS ORDERING GUIDE