Preliminary Datasheet ADSP-21562, ADSP-21563, ADSP-21565 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | Up to 1GHz SHARC+ DSP with 640KB L1, 1024KB Shared L2 SRAM, 120-lead LQFP_EP |
| Pages / Page | 95 / 2 — ADSP-21562/21563/21565. Preliminary Technical Data. TABLE OF CONTENTS. … |
| Revision | PrG |
| File Format / Size | PDF / 2.1 Mb |
| Document Language | English |
ADSP-21562/21563/21565. Preliminary Technical Data. TABLE OF CONTENTS. REVISION HISTORY. 6/2020—Revision PrF to Revision PrG
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 2 link to page 3 link to page 4 link to page 6 link to page 8 link to page 8 link to page 11 link to page 12 link to page 12 link to page 13 link to page 15 link to page 16 link to page 18 link to page 18 link to page 19 link to page 19 link to page 20 link to page 23 link to page 29 link to page 31 link to page 34 link to page 35 link to page 43 link to page 43 link to page 46 link to page 47 link to page 47 link to page 48 link to page 82 link to page 82 link to page 85 link to page 88 link to page 89 link to page 89 link to page 90 link to page 91 link to page 91 link to page 92 link to page 93 link to page 94 link to page 94 link to page 95 link to page 3 link to page 44 link to page 1 link to page 13
ADSP-21562/21563/21565 Preliminary Technical Data TABLE OF CONTENTS
System Features ... 1 120-Lead LQFP Signal Descriptions .. 31 Memory .. 1 GPIO Multiplexing for 120-Lead LQFP ... 34 Additional Features .. 1 ADSP-2156x Designer Quick Reference ... 35 Applications ... 1 Preliminary Specifications .. 43 Table of Contents ... 2 Preliminary Operating Conditions .. 43 Revision History .. 2 Preliminary Electrical Characteristics ... 46 General Description ... 3 Absolute Maximum Ratings ... 47 SHARC Processor ... 4 ESD Caution .. 47 SHARC+ Core Architecture .. 6 Timing Specifications ... 48 System Infrastructure ... 8 ADSP-2156x 400-Ball BGA Ball Assignments .. 82 System Memory Map ... 8 Numerical by Ball Number .. 82 Security Features .. 11 Alphabetical by Pin Name ... 85 Security Features Disclaimer .. 12 Configuration of the 400-Ball CSP_BGA ... 88 Safety Features ... 12 ADSP-2156x 120-Lead LQFP Lead Assignments .. 89 Processor Peripherals ... 13 Numerical by Lead Number ... 89 System Acceleration .. 15 Alphabetical by Pin Name ... 90 System Design .. 16 Configuration of the 120-Lead LQFP Lead System Debug .. 18 Configuration .. 91 Development Tools ... 18 Outline Dimensions .. 92 Additional Information .. 19 Surface-Mount Design .. 93 Related Signal Chains .. 19 Planned Automotive Production Products .. 94 ADSP-2156x Detailed Signal Descriptions ... 20 Planned Production Products .. 94 400-Ball CSP_BGA Signal Descriptions ... 23 Pre Release Products ... 95 GPIO Multiplexing for 400-Ball CSP_BGA Package ... 29
REVISION HISTORY 6/2020—Revision PrF to Revision PrG
Changes to Memory ... 1 Changes to Processor Features .. 3 Changes to Dynamic Memory Controller (DMC) .. 13 Changes to Preliminary Clock Operating Conditions .. 44 Rev. PrG | Page 2 of 95 | June 2020 Document Outline System Features Memory Additional Features Applications Table of Contents Revision History General Description SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture Single-Instruction, Multiple Data (SIMD) Computational Engine Independent Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict Cache Branch Target Buffer (BTB)/Branch Predictor (BP) Addressing Spaces Additional Features System Infrastructure System L2 Memory One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant Code (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Error Correcting Codes (ECC) Protected L2 Memories Parity-Protected Peripheral Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Memory Error Controller (MEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Port (SPORT) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Octal Serial Peripheral Interface (OSPI) Port Link Port (LP) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) Media Local Bus (MediaLB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts System Acceleration Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator System Design Clock Management Reset Control Unit (RCU) Clock Generation Unit (CGU) System Crystal Oscillator Clock Distribution Unit (CDU) Clock Out/External Clock Booting Power Supplies Power Management Power-Up and Power-Down Sequencing Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Evaluation Board EZ-KIT Evaluation Kits Software Add Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-2156x Detailed Signal Descriptions 400-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for 400-Ball CSP_BGA Package 120-Lead LQFP Signal Descriptions GPIO Multiplexing for 120-Lead LQFP ADSP-2156x Designer Quick Reference Preliminary Specifications Preliminary Operating Conditions Preliminary Clock Related Operating Conditions Preliminary Electrical Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing Link Ports (LPs) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC)—Serial Input Port Asynchronous Sample Rate Converter (ASRC)—Serial Output Port SPI Port—Master Timing SPI0, SPI1, and SPI2 SPI Port—Slave Timing SPI0, SPI1, and SPI2 SPI Port—SPIx_RDY Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing OSPI Port—Master Timing OSPI0 Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose IO Port Timing General-Purpose I/O Timer Cycle Timing DAIx Pin to DAIx Pin Direct Routing (DAI0 Block and DAI1 Block) Up/Down Counter/Rotary Encoder Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode MediaLB (MLB) Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing ADSP-2156x 400-Ball BGA Ball Assignments ADSP-2156x 400-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-2156x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 400-Ball CSP_BGA ADSP-2156x 120-Lead LQFP Lead Assignments ADSP-2156x 120-Lead LQFP Lead Assignments (Numerical by Lead Number) ADSP-2156x 120-Lead LQFP Lead Assignments (Alphabetical by Pin Name) Configuration of the 120-Lead LQFP Lead Configuration Outline Dimensions Surface-Mount Design Planned Automotive Production Products Planned Production Products Pre Release Products
ADSP-21562/21563/21565 Preliminary Technical Data TABLE OF CONTENTS
System Features ... 1 120-Lead LQFP Signal Descriptions .. 31 Memory .. 1 GPIO Multiplexing for 120-Lead LQFP ... 34 Additional Features .. 1 ADSP-2156x Designer Quick Reference ... 35 Applications ... 1 Preliminary Specifications .. 43 Table of Contents ... 2 Preliminary Operating Conditions .. 43 Revision History .. 2 Preliminary Electrical Characteristics ... 46 General Description ... 3 Absolute Maximum Ratings ... 47 SHARC Processor ... 4 ESD Caution .. 47 SHARC+ Core Architecture .. 6 Timing Specifications ... 48 System Infrastructure ... 8 ADSP-2156x 400-Ball BGA Ball Assignments .. 82 System Memory Map ... 8 Numerical by Ball Number .. 82 Security Features .. 11 Alphabetical by Pin Name ... 85 Security Features Disclaimer .. 12 Configuration of the 400-Ball CSP_BGA ... 88 Safety Features ... 12 ADSP-2156x 120-Lead LQFP Lead Assignments .. 89 Processor Peripherals ... 13 Numerical by Lead Number ... 89 System Acceleration .. 15 Alphabetical by Pin Name ... 90 System Design .. 16 Configuration of the 120-Lead LQFP Lead System Debug .. 18 Configuration .. 91 Development Tools ... 18 Outline Dimensions .. 92 Additional Information .. 19 Surface-Mount Design .. 93 Related Signal Chains .. 19 Planned Automotive Production Products .. 94 ADSP-2156x Detailed Signal Descriptions ... 20 Planned Production Products .. 94 400-Ball CSP_BGA Signal Descriptions ... 23 Pre Release Products ... 95 GPIO Multiplexing for 400-Ball CSP_BGA Package ... 29
REVISION HISTORY 6/2020—Revision PrF to Revision PrG
Changes to Memory ... 1 Changes to Processor Features .. 3 Changes to Dynamic Memory Controller (DMC) .. 13 Changes to Preliminary Clock Operating Conditions .. 44 Rev. PrG | Page 2 of 95 | June 2020 Document Outline System Features Memory Additional Features Applications Table of Contents Revision History General Description SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture Single-Instruction, Multiple Data (SIMD) Computational Engine Independent Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict Cache Branch Target Buffer (BTB)/Branch Predictor (BP) Addressing Spaces Additional Features System Infrastructure System L2 Memory One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant Code (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Error Correcting Codes (ECC) Protected L2 Memories Parity-Protected Peripheral Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Memory Error Controller (MEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Port (SPORT) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Octal Serial Peripheral Interface (OSPI) Port Link Port (LP) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) Media Local Bus (MediaLB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts System Acceleration Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator System Design Clock Management Reset Control Unit (RCU) Clock Generation Unit (CGU) System Crystal Oscillator Clock Distribution Unit (CDU) Clock Out/External Clock Booting Power Supplies Power Management Power-Up and Power-Down Sequencing Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Evaluation Board EZ-KIT Evaluation Kits Software Add Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-2156x Detailed Signal Descriptions 400-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for 400-Ball CSP_BGA Package 120-Lead LQFP Signal Descriptions GPIO Multiplexing for 120-Lead LQFP ADSP-2156x Designer Quick Reference Preliminary Specifications Preliminary Operating Conditions Preliminary Clock Related Operating Conditions Preliminary Electrical Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing Link Ports (LPs) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC)—Serial Input Port Asynchronous Sample Rate Converter (ASRC)—Serial Output Port SPI Port—Master Timing SPI0, SPI1, and SPI2 SPI Port—Slave Timing SPI0, SPI1, and SPI2 SPI Port—SPIx_RDY Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing OSPI Port—Master Timing OSPI0 Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose IO Port Timing General-Purpose I/O Timer Cycle Timing DAIx Pin to DAIx Pin Direct Routing (DAI0 Block and DAI1 Block) Up/Down Counter/Rotary Encoder Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode MediaLB (MLB) Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing ADSP-2156x 400-Ball BGA Ball Assignments ADSP-2156x 400-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-2156x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 400-Ball CSP_BGA ADSP-2156x 120-Lead LQFP Lead Assignments ADSP-2156x 120-Lead LQFP Lead Assignments (Numerical by Lead Number) ADSP-2156x 120-Lead LQFP Lead Assignments (Alphabetical by Pin Name) Configuration of the 120-Lead LQFP Lead Configuration Outline Dimensions Surface-Mount Design Planned Automotive Production Products Planned Production Products Pre Release Products
