Datasheet ADP1878, ADP1879 (Analog Devices) - 4

ManufacturerAnalog Devices
DescriptionSynchronous Buck Controller with Constant On-Time and Valley Current Mode with Power Saving Mode
Pages / Page40 / 4 — ADP1878/ADP1879. Data Sheet. Parameter. Symbol. Test Conditions/Comments. …
RevisionB
File Format / SizePDF / 2.0 Mb
Document LanguageEnglish

ADP1878/ADP1879. Data Sheet. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

ADP1878/ADP1879 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Model Line for this Datasheet

Text Version of Document

link to page 16 link to page 16 link to page 16 link to page 16 link to page 16 link to page 16 link to page 16 link to page 16 link to page 4 link to page 4 link to page 4
ADP1878/ADP1879 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit
ADP1878ACPZ-0.6-R7/ 600 kHz ADP1879ACPZ-0.6-R7 On Time V = 5 V, V = 2 V, T = 25°C 500 540 605 ns IN OUT J Minimum On Time V = 20 V, V = 0.8 V 82 110 ns IN OUT Minimum Off Time 65% duty cycle (maximum) 340 400 ns ADP1878ACPZ-1.0-R7/ 1.0 MHz ADP1879ACPZ-1.0-R7 On Time V = 5 V, V = 2 V, T = 25°C 285 312 360 ns IN OUT J Minimum On Time V = 20 V 52 85 ns IN Minimum Off Time 45% duty cycle (maximum) 340 400 ns OUTPUT DRIVER CHARACTERISTICS High-Side Driver Output Source Resistance I = 1.5 A, 100 ns, positive pulse (0 V to 5 V) 2.20 3 Ω SOURCE Output Sink Resistance I = 1.5 A, 100 ns, negative pulse (5 V to 0 V) 0.72 1 Ω SINK Rise Time2 t BST − SW = 4.4 V, C = 4.3 nF (see Figure 59) 25 ns r, DRVH IN Fall Time2 t BST − SW = 4.4 V, C = 4.3 nF (see Figure 60) 11 ns f, DRVH IN Low-Side Driver Output Source Resistance I = 1.5 A, 100 ns, positive pulse (0 V to 5 V) 1.5 2.2 Ω SOURCE Output Sink Resistance I = 1.5 A, 100 ns, negative pulse (5 V to 0 V) 0.7 1 Ω SINK Rise Time2 t V = 5.0 V, C = 4.3 nF (see Figure 60) 18 ns r,DRVL REG IN Fall Time2 t V = 5.0 V, C = 4.3 nF (see Figure 59) 16 ns f,DRVL REG IN Propagation Delays DRVL Fall to DRVH Rise2 t BST − SW = 4.4 V (see Figure 59) 15.7 ns tpdhDRVH DRVH Fall to DRVL Rise2 t BST − SW = 4.4 V (see Figure 60) 16 ns tpdhDRVL SW Leakage Current I BST = 25 V, SW = 20 V, V = 5 V 110 µA SWLEAK REG Integrated Rectifier Channel Impedance I = 10 mA 22.3 Ω SINK PRECISION ENABLE THRESHOLD Logic High Level V = 2.9 V to 20 V, V = 2.75 V to 5.5 V 605 634 663 mV IN REG Enable Hysteresis V = 2.9 V to 20 V, V = 2.75 V to 5.5 V 31 mV IN REG COMP VOLTAGE COMP Clamp Low Voltage V Tie EN pin to VREG to enable device 0.47 V COMP(LOW) (2.75 V ≤ V ≤ 5.5 V) REG COMP Clamp High Voltage V (2.75 V ≤ V ≤ 5.5 V) 2.55 V COMP(HIGH) REG COMP Zero Current Threshold V (2.75 V ≤ V ≤ 5.5 V) 1.10 V COMP_ZCT REG THERMAL SHUTDOWN T TMSD Thermal Shutdown Threshold Rising temperature 155 °C Thermal Shutdown Hysteresis 15 °C CURRENT LIMIT Hiccup Current-Limit Timing COMP = 2.4 V 6 ms OVERVOLTAGE AND POWER- PGOOD GOOD THRESHOLDS FB Power-Good Threshold FB V rising during system power up 542 566 mV PGD FB FB Power-Good Hysteresis 34 55 mV FB Overvoltage Threshold FB V rising during overvoltage event, I = 1 mA 691 710 mV OV FB PGOOD FB Overvoltage Hysteresis 35 55 mV PGOOD Low Voltage During Sink V I = 1 mA 143 200 mV PGOOD PGOOD PGOOD Leakage Current PGOOD = 5 V 1 100 nA 1 The maximum specified values are with the closed loop measured at 10% to 90% time points (see Figure 59 and Figure 60), CGATE = 4.3 nF, and the high- and low-side MOSFETs being Infineon BSC042N03MS G. 2 Not automatic test equipment (ATE) tested. Rev. B | Page 4 of 40 Document Outline Features Applications Typical Applications Circuit General Description Revision History Specifications Absolute Maximum Ratings Thermal Resistance Boundary Condition ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Block Diagram Startup Soft Start Precision Enable Circuitry Undervoltage Lockout On-Board Low Dropout (LDO) Regulator Thermal Shutdown Programming Resistor (RES) Detect Circuit Valley Current-Limit Setting Hiccup Mode During Short Circuit Synchronous Rectifier ADP1879 Power Saving Mode (PSM) Timer Operation Pseudo Fixed Frequency Power-Good Monitoring Applications Information Feedback Resistor Divider Inductor Selection Output Ripple Voltage (ΔVRR) Output Capacitor Selection Compensation Network Output Filter Impedance (ZFILT) Error Amplifier Output Impedance (ZCOMP) Error Amplifier Gain (Gm) Current-Sense Loop Gain (GCS) Crossover Frequency Efficiency Consideration Channel Conduction Loss MOSFET Driver Loss MOSFET Switching Loss Body Diode Conduction Loss Inductor Loss Input Capacitor Selection Thermal Considerations Design Example Input Capacitor Inductor Current-Limit Programming Output Capacitor Feedback Resistor Network Setup Compensation Network Loss Calculations External Component Recommendations Layout Considerations IC Section (Left Side of Evaluation Board) Power Section Differential Sensing Typical Application Circuits 12 A, 300 kHz High Current Application Circuit 5.5 V Input, 600 kHz Current Application Circuit 300 kHz High Current Application Circuit Packaging and Ordering Information Outline Dimensions Ordering Guide