Datasheet ADIN1110 (Analog Devices) - 9

link to page 25 link to page 31 link to page 16 link to page 25 link to page 25 link to page 15 link to page 11
Preliminary Technical Data ADIN1110 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS NB T NB K CFG1 O 4_E PD_E TS_CAP NC SCL SPI_ NC VDDI NC SW NC TX2P 40 39 38 37 36 35 34 33 32 31 SDI 1 30 TS_TIMER/MS_SEL SDO/SPI_CFG0 2 29 CS_N LED_0 3 28 NC LINK_ST 4 27 TEST2 RESET_N 5 ADIN1110 26 TEST1 RSVD 6 TOP VIEW 25 INT_N CLK25_REF 7 (Not to Scale) 24 DVDD_1P1 XTAL_I/CLK_IN 8 23 DLDO_1P1 XTAL_O 9 22 AVDD_L NC10 21 CEXT_4 11 12 13 14 15 16 17 18 19 20 NC N P TXN RX TXP DD_H DD_H XT_1 XT_2 XT_3 RX AV AV CE CE CE NOTES 1. EXPOSED PAD. THE LFCSP HAS AN EXPOSED PAD THAT MUST BE SOLDERED TO A METAL PLATE ON THE PCB FOR MECHANICAL REASONS AND TO GND.
Figure 4.
Table 7. Pin Function Descriptions (hardware pin configuration groupings are subject to change) Pin No. Mnemonic1 Description CLOCK INTERFACE
8 XTAL_I/CLK_IN Input for crystal/single ended 25MHz reference clock. 9 XTAL_O Crystal output. If using a single ended reference clock on XTAL_I/CLK_IN, leave XTAL_O open circuit. See the External Clock Input section. 7 CLK25_REF Analog reference clock output. The 25 MHz reference clock from the crystal oscillator is available on the CLK25_REF pin.
SPI INTERFACE
38 SCLK Serial Clock Input, data is clocked into the shift register on each falling edge. 29 CS_N Active low Chip Select. See the MDIO PHY Address Determination section for a description of how the CS_N pin value latched on power-up or reset can affect the MDIO PHY address. 1 SDI Serial Data Input, data is clocked in on the SDI pin on each falling edge. 2 SDO/SPI_CFG02 SDO: Serial Data Output, data is clocked out on the SDO pin on each rising edge. SPI_CFG0: Configure the part to use an 8-bit CRC on the SPI host interface. See Table 11. 37 SPI_CFG1 Reserved for more SPI configurations on final product, may need a 4.7kΩ pull-up resistor to VDDIO. 25 INT_N Management interface interrupt pin output. Open drain, active low output. A low on INT_N indicates an unmasked management interrupt. This pin requires a 1.5 kΩ pull-up resistor to VDDIO.
TIME STAMP SUPPORT
40 TS_CAPT Time stamp capture, input to ADIN1110. See 802.1AS Support section. If not using the time stamp function, this pin can be left floating as there is an internal pull down resistor present. 30 TS_TIMER/MS_SEL2 TS_TIMER: Time Stamp Timer output. See 802.1AS Support section. MS_SEL: Master/Slave Selection. Set high for prefer master selection, low for prefer slave selection. See Table 9. Rev. PrA | Page 9 of 73 Document Outline Features Applications General Description Functional Block Diagram Specifications Timing Characteristics Power-Up Timing SPI Serial Interface Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Theory of Operation Power Supply Domains MAC Interrupt (INT_N) Auto-Negotiation Transmit Amplitude Resolution Master/Slave Resolution MDI Interface Reset Operation Power-On Reset Hardware Reset Software Reset MAC Subsystem Reset PHY Subsystem Reset LED Link Link Status Pin Powerdown Modes Hardware Powerdown Mode Software Powerdown Mode Hardware Configuration Pins Hardware Configuration Pin Functions Software Powerdown after Reset Master/Slave Preference Transmit Amplitude 8-Bit SPI CRC Bringing Up 10BASE-T1L Links Unmanaged PHY Operation Managed PHY Operation Power-up and Reset Complete Configuring the Part for Linking Advertisement of Transmit Level Operating Mode Advertisement of Master/Slave Successful Completion of Auto-Negotiation Link Status On-Chip Diagnostics Loopback Modes PMA Loopback PCS Loopback MAC Interface Loopback MAC Interface Remote Loopback Host Processor Loopback Frame Generator and Checker Frame Generator and Checker used with Remote Loopback with two MAC-PHYs Test Modes Accessing the test modes Applications Information System Level Power Management Transmit Level = 1.0 V pk-pk Transmit Level = 2.4 V pk-pk Component Recommendations Crystal External Clock Input 802.1AS Support Internal Free-running Counter Syntonized Counter Waveform Generation on TS_TIMER Output Register Summary SPI Protocol MAC Frame - Transmit and Receive Timestamp Capture Tx Frame over SPI Rx Frame over SPI Frame Filtering on Receive Rx Priority Queues Statistics Counters Rx Drop FIFO Full Counter Frame Rx/Tx Errors SRAM ECC error SPI Error Tx FIFO Overflow error SPI Access to the PHY Registers MDIO PHY Address Determination PHY Registers Contents Recommended Register Operation Latch Low Registers IEEE Duplicated Registers Read Modify Write Operation SPI Register Details SPI Protocol Control Register MAC Status Register Mask Bits for Driving the Interrupt Pin Register Egress Timestamp Status Register Error Status Register Error Status Mask Register P1 MAC Rx Frame Size Register P1 MAC Receive Register MAC Rx Threshold Register MAC Tx Frame Size Register MAC Transmit Register Tx FIFO Space Register Transmit Threshold Register MAC Configuration Register MAC FIFO Clear Register Software Reset Register MDIO Command and Address Register MDIO Clause 45 Address Register MDIO Write Data Register MDIO Read Data Register FIFO Sizes Register MAC Address DA Filter Upper 16 Bits Registers MAC Address DA Filter Middle 16 Bits Registers MAC Address DA Filter Lower 16 Bits Registers MAC DA Filter Table Rule Registers P1 Rx Frame Count Register P1 Rx Broadcast Frame Count Register P1 Rx Multicast Frame Count Register P1 Rx Unicast Frame Count Register P1 Rx CRC Errored Frame Count Register P1 Rx Align Error Count Register P1 Rx Long/Short Frame Error Count Register P1 Rx PHY Error Count Register P1 Tx Frame Count Register P1 Tx Broadcast Frame Count Register P1 Tx Multicast Frame Count Register P1 Tx Unicast Frame Count Register P1 Rx Frames Dropped Due to FIFO Full Register P1 Rx Frames Dropped Due to Filtering Register P1 Transmit Inter Frame Gap Register P1 Receive Inter Frame Gap Register P1 Max Receive Frame Length Register P1 Min Receive Frame Length Register Timestamp Accumulator Addend Register Timestamp Accumulator Addend Register Timer Update Compare Register Timer Update Compare Register Seconds Counter Lower Register Seconds Counter Upper Register Nanoseconds Counter Register Nanoseconds Counter Register Timer Configuration Register High Period for TS_TIMER Register High Period for TS_TIMER Register Low Period for TS_TIMER Register Low Period for TS_TIMER Register Quantization Error Correction Register TS_TIMER Counter Start Time Lower Register TS_TIMER Counter Start Time Upper Register TS_CAPT Pin Timestamp Register 0 TS_CAPT Pin Timestamp Register 1 TS_CAPT Pin Timestamp Register 2 TS_CAPT Pin Timestamp Register 3 TS_CAPT Free Running Counter Register Lower TS_CAPT Free Running Counter Upper Register Captured Egress Timestamp A Lower Register Captured Egress Timestamp A Upper Register Captured Egress Timestamp B Lower Register Captured Egress Timestamp B Upper Register Captured Egress Timestamp C Lower Register Captured Egress Timestamp C Upper Register P1 Rx Low Priority FIFO Frame Count Register P1 Rx High Priority FIFO Frame Count Register Tx FIFO Frame Count Register Tx FIFO Valid Half Words Register P1 Low Priority Rx FIFO Valid Half Words Register P1 High Priority Rx FIFO Valid Half Words Register Scratch Registers PHY Register Details BASE-T1 PMA/PMD Extended Ability Register BASE-T1 PMA/PMD Control Register 10BASE-T1L PMA Control Register 10BASE-T1L PMA Status Register 10BASE-T1L Test Mode Control Register 10BASE-T1L PMA Link Status Register 10BASE-T1L PCS Control Register BASE-T1 Autonegotiation Control Register BASE-T1 Autonegotiation Status Register BASE-T1 Autonegotiation Advertisement [15:0] Register BASE-T1 Autonegotiation Advertisement [31:16] Register BASE-T1 Autonegotiation Advertisement [47:32] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Base Page Ability [47:32] Register BASE-T1 Autonegotiation Next Page Transmit [15:0] Register BASE-T1 Autonegotiation Next Page Transmit [31:16] Register BASE-T1 Autonegotiation Next Page Transmit [47:32] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [15:0] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [31:16] Register BASE-T1 Autonegotiation Link Partner Next Page Ability [47:32] Register Extra Autonegotiation Status Register Vendor Specific MMD 1 Device Identifier High Register Vendor Specific MMD 1 Device Identifier Low Register System Interrupt Status Register PHY Subsystem Interrupt Status Register System Interrupt Mask Register PHY Subsystem Interrupt Mask Register Frame Checker Enable Register Frame Checker Interrupt Enable Register Frame Checker Transmit Select Register Receive Error Count Register Frame Checker Count High Register Frame Checker Count Low Register Frame Checker Length Error Count Register Frame Checker Alignment Error Count Register Frame Checker Symbol Error Count Register Frame Checker Oversized Frame Count Register Frame Checker Undersized Frame Count Register Frame Checker Odd Nibble Frame Count Register Frame Checker Odd Preamble Packet Count Register Frame Checker False Carrier Count Register Frame Generator Enable Register Frame Generator Control/Restart Register Frame Generator Continuous Mode Enable Register Frame Generator Interrupt Enable Register Frame Generator Frame Length Register Frame Generator Number of Frames High Register Frame Generator Number of Frames Low Register Frame Generator Done Register MAC Interface Loopbacks Configuration Register Software Reset Register Software Power-down Control Register PHY Subsystem Reset Register PHY MAC Interface Reset Register System Status Register CRSM Diagnostics Clock Control Register LED Control Register PCB Layout Recommendations PHY Package Layout Component Placement Crystal Placement and Routing Outline Dimensions