Datasheet Texas Instruments CD74AC112M96G4
| Manufacturer | Texas Instruments |
| Series | CD74AC112 |
| Part Number | CD74AC112M96G4 |
Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125
Datasheets
CD54AC112, CD74AC112 datasheet
PDF, 857 Kb, File published: Jan 17, 2003
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 16 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Width (mm) | 3.91 |
| Length (mm) | 9.9 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | Download |
Parametrics
| Approx. Price (US$) | 0.19 | 1ku |
| Bits(#) | 2 |
| F @ Nom Voltage(Max)(Mhz) | 100 |
| ICC @ Nom Voltage(Max)(mA) | 0.04 |
| Output Drive (IOL/IOH)(Max)(mA) | -24/24 |
| Package Group | SOIC |
| Package Size: mm2:W x L (PKG) | See datasheet (PDIP) |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | AC |
| VCC(Max)(V) | 5.5 |
| VCC(Min)(V) | 1.5 |
| Voltage(Nom)(V) | 3.3 5 |
| tpd @ Nom Voltage(Max)(ns) | 11.1 |
Eco Plan
| RoHS | Not Compliant |
| Pb Free | No |
Application Notes
- Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren
Model Line
Series: CD74AC112 (5)
- CD74AC112E CD74AC112EE4 CD74AC112M CD74AC112M96 CD74AC112M96G4
Manufacturer's Classification
- Semiconductors > Logic > Flip-Flop/Latch/Register > J-K Flip-Flop
