Datasheet Texas Instruments CD74ACT273

Manufacturer	Texas Instruments
Series	CD74ACT273

Octal D-Type Flip-Flops with Reset

Datasheets

Download

PDF, 944 Kb, Revision: B, File published: Jul 1, 2002

Extract from the document

Prices

Status

	CD74ACT273E	CD74ACT273EE4	CD74ACT273M	CD74ACT273M96	CD74ACT273M96E4	CD74ACT273M96G4	CD74ACT273MG4	CD74ACT273PW	CD74ACT273PWR	CD74ACT273PWRE4	CD74ACT273PWRG4	CD74ACT273SM96	CD74ACT273SM96G4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No	No	No	No	No	No	No	No

Packaging

	CD74ACT273E	CD74ACT273EE4	CD74ACT273M	CD74ACT273M96	CD74ACT273M96E4	CD74ACT273M96G4	CD74ACT273MG4	CD74ACT273PW	CD74ACT273PWR	CD74ACT273PWRE4	CD74ACT273PWRG4	CD74ACT273SM96	CD74ACT273SM96G4
N	1	2	3	4	5	6	7	8	9	10	11	12	13
Pin	20	20	20	20	20	20	20	20	20	20	20	20	20
Package Type	N	N	DW	DW	DW	DW	DW	PW	PW	PW	PW	DB	DB
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	SSOP	SSOP
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	20	20	25	2000	2000	2000	25	70	2000	2000	2000	2000	2000
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R
Device Marking	CD74ACT273E	CD74ACT273E	ACT273M	ACT273M	ACT273M	ACT273M	ACT273M	HM273	HM273	HM273	HM273	ACT273SM	ACT273SM
Width (mm)	6.35	6.35	7.5	7.5	7.5	7.5	7.5	4.4	4.4	4.4	4.4	5.3	5.3
Length (mm)	24.33	24.33	12.8	12.8	12.8	12.8	12.8	6.5	6.5	6.5	6.5	7.2	7.2
Thickness (mm)	4.57	4.57	2.35	2.35	2.35	2.35	2.35	1	1	1	1	1.95	1.95
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27	1.27	.65	.65	.65	.65	.65	.65
Max Height (mm)	5.08	5.08	2.65	2.65	2.65	2.65	2.65	1.2	1.2	1.2	1.2	2	2
Mechanical Data	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download

Parametrics

Parameters / Models	CD74ACT273E	CD74ACT273EE4	CD74ACT273M	CD74ACT273M96	CD74ACT273M96E4	CD74ACT273M96G4	CD74ACT273MG4	CD74ACT273PW	CD74ACT273PWR	CD74ACT273PWRE4	CD74ACT273PWRG4	CD74ACT273SM96	CD74ACT273SM96G4
3-State Output	No	No	No	No	No	No	No	No	No	No	No	No	No
Bits	8	8	8	8	8	8	8	8	8	8	8	8	8
F @ Nom Voltage(Max), Mhz	90	90	90	90	90	90	90	90	90	90	90	90	90
ICC @ Nom Voltage(Max), mA	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08	0.08
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	SSOP	SSOP
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20SSOP: 56 mm2: 7.8 x 7.2(SSOP)	20SSOP: 56 mm2: 7.8 x 7.2(SSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No	No	No
Technology Family	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT
VCC(Max), V	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5
Voltage(Nom), V	5	5	5	5	5	5	5	5	5	5	5	5	5
tpd @ Nom Voltage(Max), ns	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3	12.3

Eco Plan

	CD74ACT273E	CD74ACT273EE4	CD74ACT273M	CD74ACT273M96	CD74ACT273M96E4	CD74ACT273M96G4	CD74ACT273MG4	CD74ACT273PW	CD74ACT273PWR	CD74ACT273PWRE4	CD74ACT273PWRG4	CD74ACT273SM96	CD74ACT273SM96G4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

Application Notes

Download
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Model Line

Series: CD74ACT273 (13)

CD74ACT273E CD74ACT273EE4 CD74ACT273M CD74ACT273M96 CD74ACT273M96E4 CD74ACT273M96G4 CD74ACT273MG4 CD74ACT273PW CD74ACT273PWR CD74ACT273PWRE4 CD74ACT273PWRG4 CD74ACT273SM96 CD74ACT273SM96G4

Manufacturer's Classification

Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop