Datasheet Texas Instruments CD74HCT112
| Manufacturer | Texas Instruments |
| Series | CD74HCT112 |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset
Datasheets
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 datasheet
PDF, 749 Kb, Revision: H, File published: Oct 13, 2003
Extract from the document
Prices
Status
| CD74HCT112E | CD74HCT112EE4 | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No |
Packaging
| CD74HCT112E | CD74HCT112EE4 | |
|---|---|---|
| N | 1 | 2 |
| Pin | 16 | 16 |
| Package Type | N | N |
| Industry STD Term | PDIP | PDIP |
| JEDEC Code | R-PDIP-T | R-PDIP-T |
| Package QTY | 25 | 25 |
| Carrier | TUBE | TUBE |
| Device Marking | CD74HCT112E | CD74HCT112E |
| Width (mm) | 6.35 | 6.35 |
| Length (mm) | 19.3 | 19.3 |
| Thickness (mm) | 3.9 | 3.9 |
| Pitch (mm) | 2.54 | 2.54 |
| Max Height (mm) | 5.08 | 5.08 |
| Mechanical Data | Download | Download |
Parametrics
| Parameters / Models | CD74HCT112E | CD74HCT112EE4 |
|---|---|---|
| Bits | 2 | 2 |
| F @ Nom Voltage(Max), Mhz | 25 | 25 |
| ICC @ Nom Voltage(Max), mA | 0.04 | 0.04 |
| Output Drive (IOL/IOH)(Max), mA | -6/6 | -6/6 |
| Package Group | PDIP | PDIP |
| Package Size: mm2:W x L, PKG | See datasheet (PDIP) | See datasheet (PDIP) |
| Rating | Catalog | Catalog |
| Schmitt Trigger | No | No |
| Technology Family | HCT | HCT |
| VCC(Max), V | 5.5 | 5.5 |
| VCC(Min), V | 4.5 | 4.5 |
| Voltage(Nom), V | 5 | 5 |
| tpd @ Nom Voltage(Max), ns | 44 | 44 |
Eco Plan
| CD74HCT112E | CD74HCT112EE4 | |
|---|---|---|
| RoHS | Compliant | Compliant |
| Pb Free | Yes | Yes |
Application Notes
- Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Model Line
Series: CD74HCT112 (2)
Manufacturer's Classification
- Semiconductors> Logic> Flip-Flop/Latch/Register> J-K Flip-Flop
