RadioLocman.com Electronics ru
Advanced Search +
  

Datasheet Texas Instruments TLV2548-EP

Manufacturer:Texas Instruments
Series:TLV2548-EP

Enhanced Product 2-Bit 200 kSPS ADC Ser. Out, Auto Pwrdn (S/W and H/W), Low Power W/8 x FIFO W/8 Ch

Datasheets

  • Download » Datasheet, PDF, 1.3 Mb, 10-28-2009
    2.7-V to 5.5-V 12-Bit 200 KSPS 4-/8-Channel Low-Power Serial Converter

Family: TLV2548-EP

Status

 TLV2548MPWREPV62/10603-01XE
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYes

Packaging

 TLV2548MPWREPV62/10603-01XE
Pin2020
Package TypePWPW
Industry STD TermTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY20002000
CarrierLARGE T&RLARGE T&R
Device MarkingTV2548EPTV2548EP
Width (mm)4.44.4
Length (mm)6.56.5
Thickness (mm)11
Pitch (mm).65.65
Max Height (mm)1.21.2
Mechanical DataDownload »Download »

Parametrics

 TLV2548MPWREPV62/10603-01XE
# Input Channels88
Analog Voltage AVDD(Max)(V)5.55.5
Analog Voltage AVDD(Min)(V)33
ArchitectureSARSAR
Digital Supply(Max)(V)5.55.5
Digital Supply(Min)(V)33
ENOB(Bits)11.611.6
INL(Max)(+/-LSB)1.21.2
InterfaceSPISPI
Operating Temperature Range(C)-55 to 125-55 to 125
Package GroupTSSOPTSSOP
Package Size: mm2:W x L (PKG)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Power Consumption(Typ)(mW)3.33.3
RatingHiRel Enhanced ProductHiRel Enhanced Product
Reference ModeExt
Int
Ext
Int
Resolution(Bits)1212
SFDR(dB)8484
SNR(dB)7070
Sample Rate (max)(SPS)200kSPS200kSPS

Eco Plan

 TLV2548MPWREPV62/10603-01XE
RoHSCompliantCompliant
Pb FreeYesYes

Manufacturer's Classification

  • Semiconductors> Space & High Reliability> Data Converter> Analog to Digital Converters

Application Notes

  • Download » Application Notes, PDF, 227 Kb, Revision: A, 11-10-2010
    Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)
    This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different
  • Download » Application Notes, PDF, 215 Kb, 03-17-2011
    Determining Minimum Acquisition Times for SAR ADCs, part 2
    The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

Slices ↓
Radiolocman facebook Radiolocman twitter Radiolocman google plus