Datasheet Texas Instruments CD4072BEE4

CMOS Dual 4-Input OR Gate 14-PDIP -55 to 125

Datasheets

PDF, 1.7 Mb, Revision: D, File published: Aug 21, 2003

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Bits	2
F @ Nom Voltage(Max)	8 Mhz
ICC @ Nom Voltage(Max)	0.015 mA
IOH(Max)	-1.5 mA
IOL(Max)	1.5 mA
Operating Temperature Range	-55 to 125 C
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	CD4000
VCC(Max)	18 V
VCC(Min)	3 V
Voltage(Nom)	10 V
tpd @ Nom Voltage(Max)	120 ns

RoHS	Compliant
Pb Free	Yes

Download
Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics
PDF, 188 Kb, File published: Dec 3, 2001
Both buffered and unbuffered CMOS B-series gates inverters and high-current IC products are available from TI. Each product classification has application advantages in appropriate logic-system designs. Many CMOS suppliers have concentrated on promoting buffered B-series products with applications literature focusing on the attributes and use of the buffered types. This practice has left an imb
Download
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
PDF, 337 Kb, File published: Jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
Download
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
PDF, 614 Kb, Revision: C, File published: Dec 2, 2015
Download
Introduction to Logic
PDF, 93 Kb, File published: Apr 30, 2015

Series: CD4072B (12)