Datasheet Texas Instruments CD74AC74E

Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset 14-PDIP -55 to 125

Datasheets

PDF, 786 Kb, Revision: D, File published: Dec 5, 2002

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

3-State Output	No
Bits	2
F @ Nom Voltage(Max)	100 Mhz
ICC @ Nom Voltage(Max)	0.04 mA
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	24/-24 mA
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	AC
VCC(Max)	5.5 V
VCC(Min)	1.5 V
Voltage(Nom)	1.5,3.3,5 V
tpd @ Nom Voltage(Max)	114,12.7,9.1 ns

RoHS	Compliant
Pb Free	Yes

Download
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Series: CD74AC74 (8)

CD74AC74E CD74AC74EE4 CD74AC74M CD74AC74M96 CD74AC74M96E4 CD74AC74M96G4 CD74AC74ME4 CD74AC74MG4