Datasheet Texas Instruments CD4072B

Manufacturer	Texas Instruments
Series	CD4072B

CMOS Dual 4-Input OR Gate

Datasheets

PDF, 1.7 Mb, Revision: D, File published: Aug 21, 2003

Extract from the document

	CD4072BE	CD4072BEE4	CD4072BM	CD4072BM96	CD4072BM96G4	CD4072BME4	CD4072BMT	CD4072BNSR	CD4072BNSRE4	CD4072BNSRG4	CD4072BPW	CD4072BPWG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes	Yes	No	No	No	No	Yes	No	Yes	Yes	No	No

	CD4072BE	CD4072BEE4	CD4072BM	CD4072BM96	CD4072BM96G4	CD4072BME4	CD4072BMT	CD4072BNSR	CD4072BNSRE4	CD4072BNSRG4	CD4072BPW	CD4072BPWG4
N	1	2	3	4	5	6	7	8	9	10	11	12
Pin	14	14	14	14	14	14	14	14	14	14	14	14
Package Type	N	N	D	D	D	D	D	NS	NS	NS	PW	PW
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	SOP	SOP	SOP	TSSOP	TSSOP
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	25	50	2500	2500	50	250	2000	2000	2000	90	90
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE	SMALL T&R	LARGE T&R	LARGE T&R	LARGE T&R	TUBE	TUBE
Device Marking	CD4072BE	CD4072BE	CD4072BM	CD4072BM	CD4072BM	CD4072BM	CD4072BM	CD4072B	CD4072B	CD4072B	CM072B	CM072B
Width (mm)	6.35	6.35	3.91	3.91	3.91	3.91	3.91	5.3	5.3	5.3	4.4	4.4
Length (mm)	19.3	19.3	8.65	8.65	8.65	8.65	8.65	10.3	10.3	10.3	5	5
Thickness (mm)	3.9	3.9	1.58	1.58	1.58	1.58	1.58	1.95	1.95	1.95	1	1
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27	1.27	1.27	1.27	1.27	0.65	0.65
Max Height (mm)	5.08	5.08	1.75	1.75	1.75	1.75	1.75	2	2	2	1.2	1.2
Mechanical Data	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download

Parameters / Models	CD4072BE	CD4072BEE4	CD4072BM	CD4072BM96	CD4072BM96G4	CD4072BME4	CD4072BMT	CD4072BNSR	CD4072BNSRE4	CD4072BNSRG4	CD4072BPW	CD4072BPWG4
Bits	2	2	2	2	2	2	2	2	2	2	2	2
F @ Nom Voltage(Max), Mhz	8	8	8	8	8	8	8	8	8	8	8	8
ICC @ Nom Voltage(Max), mA	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015
IOH(Max), mA	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5
IOL(Max), mA	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	SO	SO	SO	TSSOP	TSSOP
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SO: 80 mm2: 7.8 x 10.2(SO)	14SO: 80 mm2: 7.8 x 10.2(SO)	14SO: 80 mm2: 7.8 x 10.2(SO)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No	No
Technology Family	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000
VCC(Max), V	18	18	18	18	18	18	18	18	18	18	18	18
VCC(Min), V	3	3	3	3	3	3	3	3	3	3	3	3
Voltage(Nom), V	10	10	10	10	10	10	10	10	10	10	10	10
tpd @ Nom Voltage(Max), ns	120	120	120	120	120	120	120	120	120	120	120	120

	CD4072BE	CD4072BEE4	CD4072BM	CD4072BM96	CD4072BM96G4	CD4072BME4	CD4072BMT	CD4072BNSR	CD4072BNSRE4	CD4072BNSRG4	CD4072BPW	CD4072BPWG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

Download
Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics
PDF, 188 Kb, File published: Dec 3, 2001
Both buffered and unbuffered CMOS B-series gates inverters and high-current IC products are available from TI. Each product classification has application advantages in appropriate logic-system designs. Many CMOS suppliers have concentrated on promoting buffered B-series products with applications literature focusing on the attributes and use of the buffered types. This practice has left an imb
Download
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
PDF, 337 Kb, File published: Jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
Download
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
PDF, 614 Kb, Revision: C, File published: Dec 2, 2015
Download
Introduction to Logic
PDF, 93 Kb, File published: Apr 30, 2015

Series: CD4072B (12)