Datasheet ADA4627-1, ADA4637-1 (Analog Devices) - 9 Manufacturer Analog Devices Description 30 V, 80 MHz, Low Noise, Low Bias Current, JFET Op Amp Pages / Page 20 / 9 — Data Sheet. ADA4627-1/ADA4637-1. 1200. 1100. 1000. IB+. 900. IV) D. 800. … Revision F File Format / Size PDF / 793 Kb Document Language English
Data Sheet. ADA4627-1/ADA4637-1. 1200. 1100. 1000. IB+. 900. IV) D. 800. 5V/ ( E. 700. IB–. A T. 600. I B. ADA4627-1. 500. VO T. TA = 25°C. 400. V = –1
Download PDF
Model Line for this Datasheet Text Version of Document Data Sheet ADA4627-1/ADA4637-1 1200 1100 1000 IB+ 900 IV) D 800 5V/ ( E 700 ) IB– G A A T 600 1 (p L I B ADA4627-1 500 VO T TA = 25°C 400 PU A T V = –1 U VIN = 20V p-p 300 ADA4627-1 O RF = RIN = 2kΩ T C 200 A = 125°C F = 10pF VSY = ±15V RL = 1kΩ 61100 0C 074L = 1nF 9- 7559-0 0 0755–15 –10 –5 0 5 10 15 TIME (1µs/DIV) VCM (V) Figure 22. Input Bias Current vs. VCM at 125°C Figure 25. Large Signal Transient Response80 ADA4627-1 ADA4627-1 60 TA = 25°C V TA = 25°C SY = ±15V A ) V = +1 40 IV VIN = 20V p-p /D RF = 0Ω 5V 20 ( V) GE (µ 0 LTA 1 O V OS V –20 T U TP –40 U O –60 62 075 0 59- 7559-–80 075 00 60 120 180 240 300 TIME (200ns/DIV) TIME (Seconds) Figure 23. Input Offset Voltage vs. Time Figure 26. Large Signal Transient Response60 ADA4627-1 TA = 25°C 50 A OS– V = –1 ) VIN = 20V p-p IV RF = RIN = 2kΩ /D ) 40 5V % ( ( T GE O O OS+ 30 LTA 1 SH O T V VER U O 20 ADA4627-1 TP TA = 25°C OU V 10 SY = ±15V AV = +1 VIN = 100mV p-p 23 59 0 0 7559-0 7559- 0 01 10 100 1000 10,000 CH1 5.00V TIME (200ns/DIV) LOAD CAPACITANCE (pF) Figure 24. Small Signal Overshoot vs. Load Capacitance Figure 27. Large Signal Transient Response Rev. F | Page 9 of 20 Document Outline FEATURES APPLICATIONS PIN CONFIGURATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—30 V OPERATION ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INPUT VOLTAGE RANGE INPUT OFFSET VOLTAGE ADJUST RANGE INPUT BIAS CURRENT NOISE CONSIDERATIONS THD + N MEASUREMENTS PRINTED CIRCUIT BOARD LAYOUT, BIAS CURRENT, AND BYPASSING OUTPUT PHASE REVERSAL DECOMPENSATED OP AMPS DRIVING CAPACITIVE LOADS OUTLINE DIMENSIONS ORDERING GUIDE