Datasheet LTC2153-12 (Analog Devices) - 10
| Manufacturer | Analog Devices |
| Description | 12-Bit 310Msps ADC |
| Pages / Page | 24 / 10 — TiMing DiagraMs. Double Data Rate Output Timing, All Outputs Are … |
| File Format / Size | PDF / 601 Kb |
| Document Language | English |
TiMing DiagraMs. Double Data Rate Output Timing, All Outputs Are Differential LVDS. SPI Port Timing (Readback Mode)
Model Line for this Datasheet
Text Version of Document
LTC2153-12
TiMing DiagraMs Double Data Rate Output Timing, All Outputs Are Differential LVDS
tAP N N + 3 N + 2 N + 1 tH tL ENC– ENC+ CLKOUT+ CLKOUT– tC D0_1– D0N-6 D1N-6 D0N-5 D1N-5 D0N-4 D1N-4 D0_1+ tD D10_11– D10N-6 D11N-6 D10N-5 D11N-5 D10N-4 D11N-4 D10_11+ OF– OFN-6 INVALID OFN-5 INVALID OFN-4 INVALID OF+ t 215312 TD01 SKEW
SPI Port Timing (Readback Mode)
tS tDS tDH tSCK tH CS SCK tDO SDI R/W A6 A5 A4 A3 A2 A1 A0 XX XX XX XX XX XX XX XX SDO D7 D6 D5 D4 D3 D2 D1 D0 HIGH IMPEDANCE
SPI Port Timing (Write Mode)
CS SCK SDI R/W A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDO 215312 TD02 HIGH IMPEDANCE 215312fa 10 For more information www.linear.com/LTC2153-12 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Power Requirements Digital Inputs And Outputs Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Typical Applications Package Description Related Parts
TiMing DiagraMs Double Data Rate Output Timing, All Outputs Are Differential LVDS
tAP N N + 3 N + 2 N + 1 tH tL ENC– ENC+ CLKOUT+ CLKOUT– tC D0_1– D0N-6 D1N-6 D0N-5 D1N-5 D0N-4 D1N-4 D0_1+ tD D10_11– D10N-6 D11N-6 D10N-5 D11N-5 D10N-4 D11N-4 D10_11+ OF– OFN-6 INVALID OFN-5 INVALID OFN-4 INVALID OF+ t 215312 TD01 SKEW
SPI Port Timing (Readback Mode)
tS tDS tDH tSCK tH CS SCK tDO SDI R/W A6 A5 A4 A3 A2 A1 A0 XX XX XX XX XX XX XX XX SDO D7 D6 D5 D4 D3 D2 D1 D0 HIGH IMPEDANCE
SPI Port Timing (Write Mode)
CS SCK SDI R/W A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDO 215312 TD02 HIGH IMPEDANCE 215312fa 10 For more information www.linear.com/LTC2153-12 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Power Requirements Digital Inputs And Outputs Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Typical Applications Package Description Related Parts
