Datasheet AD7193 (Analog Devices) - 3
| Manufacturer | Analog Devices |
| Description | 4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA |
| Pages / Page | 57 / 3 — AD7193. Data Sheet. TABLE OF CONTENTS |
| Revision | E |
| File Format / Size | PDF / 1.1 Mb |
| Document Language | English |
AD7193. Data Sheet. TABLE OF CONTENTS
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 9 link to page 11 link to page 11 link to page 11 link to page 12 link to page 16 link to page 19 link to page 19 link to page 20 link to page 21 link to page 22 link to page 23 link to page 24 link to page 25 link to page 28 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 32 link to page 32 link to page 33 link to page 33 link to page 33 link to page 34 link to page 34 link to page 34 link to page 34 link to page 34 link to page 35 link to page 39 link to page 39 link to page 39 link to page 39 link to page 39 link to page 40 link to page 40 link to page 40 link to page 42 link to page 42 link to page 44 link to page 46 link to page 48 link to page 49 link to page 51 link to page 52 link to page 53 link to page 54 link to page 55 link to page 55 link to page 56 link to page 56
AD7193 Data Sheet TABLE OF CONTENTS
Features .. 1 Reference ... 32 Applications ... 1 Reference Detect ... 33 General Description ... 1 Bipolar/Unipolar Configuration .. 33 Functional Block Diagram .. 1 Data Output Coding .. 33 Revision History ... 3 Burnout Currents ... 33 Specifications ... 4 Channel Sequencer .. 33 Timing Characteristics .. 8 Digital Interface .. 34 Absolute Maximum Ratings .. 10 Reset ... 38 Thermal Resistance .. 10 System Synchronization .. 38 ESD Caution .. 10 Enable Parity ... 38 Pin Configurations and Function Descriptions ... 11 Clock .. 38 Typical Performance Characteristics ... 15 Bridge Power-Down Switch .. 38 RMS Noise and Resolution.. 18 Temperature Sensor ... 39 Sinc4 Chop Disabled ... 18 Logic Outputs ... 39 Sinc3 Chop Disabled ... 19 Calibration... 39 Fast Settling ... 20 Digital Filter .. 41 On-Chip Registers .. 21 Sinc4 Filter (Chop Disabled) ... 41 Communications Register ... 22 Sinc3 Filter (Chop Disabled) ... 43 Status Register ... 23 Chop Enabled (Sinc4 Filter) .. 45 Mode Register ... 24 Chop Enabled (Sinc3 Filter) .. 47 Configuration Register .. 27 Fast Settling Mode (Sinc4 Filter) ... 48 Data Register ... 29 Fast Settling Mode (Sinc3 Filter) ... 50 ID Register ... 29 Fast Settling Mode (Chop Enabled) ... 51 GPOCON Register ... 29 Summary of Filter Options ... 52 Offset Register ... 30 Grounding and Layout .. 53 Full-Scale Register .. 30 Applications Information .. 54 ADC Circuit Information .. 31 Flowmeter .. 54 Overview .. 31 Outline Dimensions ... 55 Analog Input Channel ... 32 Ordering Guide .. 55 Programmable Gain Array (PGA) ... 32 Rev. E | Page 2 of 56 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Circuit and Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SINC4 CHOP DISABLED SINC3 CHOP DISABLED FAST SETTLING ON-CHIP REGISTERS COMMUNICATIONS REGISTER RS2, RS1, RS0 = 000 STATUS REGISTER RS2, RS1, RS0 = 000; Power-On/Reset = 0x80 MODE REGISTER RS2, RS1, RS0 = 001; Power-On/Reset = 0x080060 CONFIGURATION REGISTER RS2, RS1, RS0 = 010; Power-On/Reset = 0x000117 DATA REGISTER RS2, RS1, RS0 = 011; Power-On/Reset = 0x000000 ID REGISTER RS2, RS1, RS0 = 100; Power-On/Reset = 0xX2 GPOCON REGISTER RS2, RS1, RS0 = 101; Power-On/Reset = 0x00 OFFSET REGISTER RS2, RS1, RS0 = 110; Power-On/Reset = 0x800000) FULL-SCALE REGISTER RS2, RS1, RS0 = 111; Power-On/Reset = 0x5XXXX0 ADC CIRCUIT INFORMATION OVERVIEW Analog Inputs Multiplexer PGA Reference Detect Burnout Currents Sigma-Delta (Σ-Δ) ADC and Filter Serial Interface Clock Bridge Power-Down Switch Temperature Sensor Digital Outputs Calibration ANALOG INPUT CHANNEL PROGRAMMABLE GAIN ARRAY (PGA) REFERENCE REFERENCE DETECT BIPOLAR/UNIPOLAR CONFIGURATION DATA OUTPUT CODING BURNOUT CURRENTS CHANNEL SEQUENCER DIGITAL INTERFACE Single Conversion Mode Continuous Conversion Mode Continuous Read RESET SYSTEM SYNCHRONIZATION ENABLE PARITY CLOCK BRIDGE POWER-DOWN SWITCH TEMPERATURE SENSOR LOGIC OUTPUTS CALIBRATION DIGITAL FILTER SINC4 FILTER (CHOP DISABLED) Sinc4 Output Data Rate/Settling Time Sinc4 Zero Latency Sinc4 50 Hz/60 Hz Rejection SINC3 FILTER (CHOP DISABLED) Sinc3 Output Data Rate and Settling Time Sinc3 Zero Latency Sinc3 50 Hz/60 Hz Rejection CHOP ENABLED (SINC4 FILTER) Output Data Rate and Settling Time (Sinc4 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc4 Chop Enabled) CHOP ENABLED (SINC3 FILTER) Output Data Rate and Settling Time (Sinc3 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc3 Chop Enabled) FAST SETTLING MODE (SINC4 FILTER) Output Data Rate and Settling Time, Sinc4 Filter 50 Hz/60 Hz Rejection, Sinc4 Filter FAST SETTLING MODE (SINC3 FILTER) Output Data Rate and Settling Time, Sinc3 Filter 50 Hz/60 Hz Rejection, Sinc3 Filter FAST SETTLING MODE (CHOP ENABLED) SUMMARY OF FILTER OPTIONS GROUNDING AND LAYOUT APPLICATIONS INFORMATION FLOWMETER OUTLINE DIMENSIONS ORDERING GUIDE
AD7193 Data Sheet TABLE OF CONTENTS
Features .. 1 Reference ... 32 Applications ... 1 Reference Detect ... 33 General Description ... 1 Bipolar/Unipolar Configuration .. 33 Functional Block Diagram .. 1 Data Output Coding .. 33 Revision History ... 3 Burnout Currents ... 33 Specifications ... 4 Channel Sequencer .. 33 Timing Characteristics .. 8 Digital Interface .. 34 Absolute Maximum Ratings .. 10 Reset ... 38 Thermal Resistance .. 10 System Synchronization .. 38 ESD Caution .. 10 Enable Parity ... 38 Pin Configurations and Function Descriptions ... 11 Clock .. 38 Typical Performance Characteristics ... 15 Bridge Power-Down Switch .. 38 RMS Noise and Resolution.. 18 Temperature Sensor ... 39 Sinc4 Chop Disabled ... 18 Logic Outputs ... 39 Sinc3 Chop Disabled ... 19 Calibration... 39 Fast Settling ... 20 Digital Filter .. 41 On-Chip Registers .. 21 Sinc4 Filter (Chop Disabled) ... 41 Communications Register ... 22 Sinc3 Filter (Chop Disabled) ... 43 Status Register ... 23 Chop Enabled (Sinc4 Filter) .. 45 Mode Register ... 24 Chop Enabled (Sinc3 Filter) .. 47 Configuration Register .. 27 Fast Settling Mode (Sinc4 Filter) ... 48 Data Register ... 29 Fast Settling Mode (Sinc3 Filter) ... 50 ID Register ... 29 Fast Settling Mode (Chop Enabled) ... 51 GPOCON Register ... 29 Summary of Filter Options ... 52 Offset Register ... 30 Grounding and Layout .. 53 Full-Scale Register .. 30 Applications Information .. 54 ADC Circuit Information .. 31 Flowmeter .. 54 Overview .. 31 Outline Dimensions ... 55 Analog Input Channel ... 32 Ordering Guide .. 55 Programmable Gain Array (PGA) ... 32 Rev. E | Page 2 of 56 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Circuit and Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SINC4 CHOP DISABLED SINC3 CHOP DISABLED FAST SETTLING ON-CHIP REGISTERS COMMUNICATIONS REGISTER RS2, RS1, RS0 = 000 STATUS REGISTER RS2, RS1, RS0 = 000; Power-On/Reset = 0x80 MODE REGISTER RS2, RS1, RS0 = 001; Power-On/Reset = 0x080060 CONFIGURATION REGISTER RS2, RS1, RS0 = 010; Power-On/Reset = 0x000117 DATA REGISTER RS2, RS1, RS0 = 011; Power-On/Reset = 0x000000 ID REGISTER RS2, RS1, RS0 = 100; Power-On/Reset = 0xX2 GPOCON REGISTER RS2, RS1, RS0 = 101; Power-On/Reset = 0x00 OFFSET REGISTER RS2, RS1, RS0 = 110; Power-On/Reset = 0x800000) FULL-SCALE REGISTER RS2, RS1, RS0 = 111; Power-On/Reset = 0x5XXXX0 ADC CIRCUIT INFORMATION OVERVIEW Analog Inputs Multiplexer PGA Reference Detect Burnout Currents Sigma-Delta (Σ-Δ) ADC and Filter Serial Interface Clock Bridge Power-Down Switch Temperature Sensor Digital Outputs Calibration ANALOG INPUT CHANNEL PROGRAMMABLE GAIN ARRAY (PGA) REFERENCE REFERENCE DETECT BIPOLAR/UNIPOLAR CONFIGURATION DATA OUTPUT CODING BURNOUT CURRENTS CHANNEL SEQUENCER DIGITAL INTERFACE Single Conversion Mode Continuous Conversion Mode Continuous Read RESET SYSTEM SYNCHRONIZATION ENABLE PARITY CLOCK BRIDGE POWER-DOWN SWITCH TEMPERATURE SENSOR LOGIC OUTPUTS CALIBRATION DIGITAL FILTER SINC4 FILTER (CHOP DISABLED) Sinc4 Output Data Rate/Settling Time Sinc4 Zero Latency Sinc4 50 Hz/60 Hz Rejection SINC3 FILTER (CHOP DISABLED) Sinc3 Output Data Rate and Settling Time Sinc3 Zero Latency Sinc3 50 Hz/60 Hz Rejection CHOP ENABLED (SINC4 FILTER) Output Data Rate and Settling Time (Sinc4 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc4 Chop Enabled) CHOP ENABLED (SINC3 FILTER) Output Data Rate and Settling Time (Sinc3 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc3 Chop Enabled) FAST SETTLING MODE (SINC4 FILTER) Output Data Rate and Settling Time, Sinc4 Filter 50 Hz/60 Hz Rejection, Sinc4 Filter FAST SETTLING MODE (SINC3 FILTER) Output Data Rate and Settling Time, Sinc3 Filter 50 Hz/60 Hz Rejection, Sinc3 Filter FAST SETTLING MODE (CHOP ENABLED) SUMMARY OF FILTER OPTIONS GROUNDING AND LAYOUT APPLICATIONS INFORMATION FLOWMETER OUTLINE DIMENSIONS ORDERING GUIDE
