Datasheet AD9626 (Analog Devices) - 10

link to page 11 link to page 11
AD9626 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ) B S D L D ( + – N D D – + D 5 4 3 2 1 0 O O G V D K K D A A A A A A C C R R V L L V D D D D D D D D D D A C C A 6 5 4 3 2 1 0 9 8 7 6 5 5 5 5 5 5 4 3 5 5 4 4 4 4 4 4 4 DA6 1 PIN 1 42 AVDD INDICATOR DA7 2 41 AVDD DA8 3 40 CML DA9 4 39 AVDD DA10 5 38 AVDD (MSB) DA11 6 37 AVDD AD9626 DRVDD 7 36 VIN– DRGND 8 TOP VIEW 35 VIN+ OVRA 9 (Not to Scale) 34 AVDD (LSB) DB0 10 33 AVDD DB1 11 32 AVDD DB2 12 31 RBIAS DB3 13 PIN 0 (EXPOSED PADDLE) = AGND 30 AVDD DB4 14 29 PWDN 5 6 7 8 0 1 1 1 1 9 1 1 2 2 22 32 42 52 62 72 82 5 6 7 8 9 0 1 B S S B T B B B B B 1 1 D D R C F S E D D D D D B B N D D S D D V G V D / C / ) O R R O K E R B D D I L
02 0
S D S C
9-
M S
09
(
07 Figure 4. Pin Configuration
Table 7. Single Data Rate Mode Pin Function Descriptions Pin No. Mnemonic Description
30, 32, 33, 34, 37, 38, AVDD 1.8 V Analog Supply. 39, 41, 42, 43, 46 7, 24, 47 DRVDD 1.8 V Digital Output Supply. 0 AGND1 Analog Ground. 8, 23, 48 DRGND1 Digital Output Ground. 35 VIN+ Analog Input—True. 36 VIN− Analog Input—Complement. 40 CML Common-Mode Output Pin. Enabled through the SPI, this pin provides a reference for the optimized internal bias voltage for VIN+/VIN−. 44 CLK+ Clock Input—True. 45 CLK− Clock Input—Complement. 31 RBIAS Set Pin for Chip Bias Current. (Place 1% 10 kΩ resistor terminated to ground.) Nominally 0.5 V. 28 RESET CMOS-Compatible Chip Reset (Active Low). 25 SDIO/DCS Serial Port Interface (SPI) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select (External Pin Mode). 26 SCLK/DFS Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode). 27 CSB Serial Port Chip Select (Active Low). 29 PWDN Chip Power-Down. 49 DCO− Data Clock Output—Complement. 50 DCO+ Data Clock Output—True. 51 DA0 (LSB) Output Port A Output Bit 0 (LSB). 52 DA1 Output Port A Output Bit 1. 53 DA2 Output Port A Output Bit 2. 54 DA3 Output Port A Output Bit 3. 55 DA4 Output Port A Output Bit 4. 56 DA5 Output Port A Output Bit 5. 1 DA6 Output Port A Output Bit 6. 2 DA7 Output Port A Output Bit 7. Rev. 0 | Page 9 of 36 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ANALOG INPUT AND VOLTAGE REFERENCE Differential Input Configurations CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Clock Jitter Considerations POWER DISSIPATION AND POWER-DOWN MODE DIGITAL OUTPUTS Digital Outputs and Timing Out-of-Range TIMING—SINGLE PORT MODE TIMING—INTERLEAVED MODE fS/2 Spurious LAYOUT CONSIDERATIONS POWER AND GROUND RECOMMENDATIONS Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS AD9626 CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE