Datasheet AD9236 (Analog Devices) - 4
| Manufacturer | Analog Devices |
| Description | 12-Bit, 80 MSPS, 3 V A/D Converter |
| Pages / Page | 37 / 4 — Data Sheet. AD9236. DC SPECIFICATIONS. Table 1. AD9236BRU/AD9236BCP. … |
| Revision | C |
| File Format / Size | PDF / 1.3 Mb |
| Document Language | English |
Data Sheet. AD9236. DC SPECIFICATIONS. Table 1. AD9236BRU/AD9236BCP. Parameter. Temp. Test Level. Min. Typ. Max. Unit
Model Line for this Datasheet
Text Version of Document
link to page 11 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
Data Sheet AD9236 DC SPECIFICATIONS
AVDD = 3 V, DRVDD = 2.5 V, sample rate = 80 MSPS, 2 V p-p differential input, 1.0 V external reference, unless otherwise noted.
Table 1. AD9236BRU/AD9236BCP Parameter Temp Test Level Min Typ Max Unit
RESOLUTION Full VI 12 Bits ACCURACY No Missing Codes Full VI Guaranteed Offset Error1 Full VI ±0.30 ±1.30 % FSR Gain Error 25°C V ±0.10 % FSR Gain Error1 Full VI ±0.30 ±4.34 % FSR Differential Nonlinearity (DNL)2 Full VI ±0.40 ±0.65 LSB Integral Nonlinearity (INL)2 Full VI ±0.35 ±1.20 LSB TEMPERATURE DRIFT Offset Error1 Full V ±6 ppm/°C Gain Error Full V ±12 ppm/°C Gain Error1 Full V ±18 ppm/°C INTERNAL VOLTAGE REFERENCE Output Voltage Error (1 V) Full VI ±2 ±35 mV Load Regulation @ 1.0 mA 25°C V 0.8 mV Output Voltage Error (0.5 V) 25°C V ±1 mV Load Regulation @ 0.5 mA 25°C V 0.1 mV INPUT REFERRED NOISE VREF = 0.5 V 25°C V 0.55 LSB rms VREF = 1.0 V 25°C V 0.28 LSB rms ANALOG INPUT Input Span, VREF = 0.5 V Full IV 1 V p-p Input Span, VREF = 1.0 V Full IV 2 V p-p Input Capacitance3 Full V 7 pF REFERENCE INPUT RESISTANCE Full V 7 kΩ POWER SUPPLIES Supply Voltage AVDD Full IV 2.7 3.0 3.6 V DRVDD Full IV 2.25 2.5 3.6 V Supply Current IAVDD4 Full VI 122 137 mA IDRVDD4 25°C V 8 mA PSRR 25°C V ±0.01 % FSR POWER CONSUMPTION Low Frequency Input4 25°C V 366 mW Standby Power5 25°C V 1.0 mW 1 With a 1.0 V internal reference. 2 Measured at low input frequency, ful -scale sine wave, with approximately 5 pF loading on each output bit. 3 Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 5 for the equivalent analog input structure. 4 Measured at AC Specifications conditions without output drivers. 5 Measured with a dc input, CLK pin inactive (that is, set to AVDD or AGND). Rev. C | Page 3 of 36 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Revision History DC Specifications AC Specifications Digital Specifications Switching Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Terminology Pin Configurations and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation Analog Input and Reference Overview Differential Input Configurations Single-Ended Input Configuration Clock Input Considerations Jitter Considerations Power Dissipation and Standby Mode Digital Outputs Timing Voltage Reference Internal Reference Connection External Reference Operation Operational Mode Selection Evaluation Board TSSOP Evaluation Board LFCSP Evaluation Board Outline Dimensions Ordering Guide
Data Sheet AD9236 DC SPECIFICATIONS
AVDD = 3 V, DRVDD = 2.5 V, sample rate = 80 MSPS, 2 V p-p differential input, 1.0 V external reference, unless otherwise noted.
Table 1. AD9236BRU/AD9236BCP Parameter Temp Test Level Min Typ Max Unit
RESOLUTION Full VI 12 Bits ACCURACY No Missing Codes Full VI Guaranteed Offset Error1 Full VI ±0.30 ±1.30 % FSR Gain Error 25°C V ±0.10 % FSR Gain Error1 Full VI ±0.30 ±4.34 % FSR Differential Nonlinearity (DNL)2 Full VI ±0.40 ±0.65 LSB Integral Nonlinearity (INL)2 Full VI ±0.35 ±1.20 LSB TEMPERATURE DRIFT Offset Error1 Full V ±6 ppm/°C Gain Error Full V ±12 ppm/°C Gain Error1 Full V ±18 ppm/°C INTERNAL VOLTAGE REFERENCE Output Voltage Error (1 V) Full VI ±2 ±35 mV Load Regulation @ 1.0 mA 25°C V 0.8 mV Output Voltage Error (0.5 V) 25°C V ±1 mV Load Regulation @ 0.5 mA 25°C V 0.1 mV INPUT REFERRED NOISE VREF = 0.5 V 25°C V 0.55 LSB rms VREF = 1.0 V 25°C V 0.28 LSB rms ANALOG INPUT Input Span, VREF = 0.5 V Full IV 1 V p-p Input Span, VREF = 1.0 V Full IV 2 V p-p Input Capacitance3 Full V 7 pF REFERENCE INPUT RESISTANCE Full V 7 kΩ POWER SUPPLIES Supply Voltage AVDD Full IV 2.7 3.0 3.6 V DRVDD Full IV 2.25 2.5 3.6 V Supply Current IAVDD4 Full VI 122 137 mA IDRVDD4 25°C V 8 mA PSRR 25°C V ±0.01 % FSR POWER CONSUMPTION Low Frequency Input4 25°C V 366 mW Standby Power5 25°C V 1.0 mW 1 With a 1.0 V internal reference. 2 Measured at low input frequency, ful -scale sine wave, with approximately 5 pF loading on each output bit. 3 Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 5 for the equivalent analog input structure. 4 Measured at AC Specifications conditions without output drivers. 5 Measured with a dc input, CLK pin inactive (that is, set to AVDD or AGND). Rev. C | Page 3 of 36 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Revision History DC Specifications AC Specifications Digital Specifications Switching Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Terminology Pin Configurations and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation Analog Input and Reference Overview Differential Input Configurations Single-Ended Input Configuration Clock Input Considerations Jitter Considerations Power Dissipation and Standby Mode Digital Outputs Timing Voltage Reference Internal Reference Connection External Reference Operation Operational Mode Selection Evaluation Board TSSOP Evaluation Board LFCSP Evaluation Board Outline Dimensions Ordering Guide
