Datasheet AD7490 (Analog Devices) - 4

ManufacturerAnalog Devices
Description16-Channel, 1MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
Pages / Page29 / 4 — Data Sheet. AD7490. SPECIFICATIONS. Table 1. Parameter. Test …
RevisionD
File Format / SizePDF / 759 Kb
Document LanguageEnglish

Data Sheet. AD7490. SPECIFICATIONS. Table 1. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet AD7490 SPECIFICATIONS Table 1 Parameter Test Conditions/Comments Min Typ Max Unit

Model Line for this Datasheet

Text Version of Document

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet AD7490 SPECIFICATIONS
V 1 DD = VDRIVE = 2.7 V to 5.25 V, REFIN = 2.5 V, fSCLK = 20 MHz, TA = TMIN to TMAX, unless otherwise noted. Temperature range (B Version): −40°C to +85°C.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE fIN = 50 kHz sine wave, fSCLK = 20 MHz Signal-to-(Noise + Distortion) (SINAD)2 VDD = 5 V 69 70.5 dB VDD = 3 V 68 69.5 dB Signal-to-Noise Ratio (SNR)2 69.5 dB Total Harmonic Distortion (THD)2 VDD = 5 V −84 −74 dB VDD = 3 V −77 −71 dB Peak Harmonic or Spurious Noise (SFDR)2 VDD = 5 V −86 −75 dB VDD = 3 V −80 −73 dB Intermodulation Distortion (IMD)2 fa = 40.1 kHz, fb = 41.5 kHz Second-Order Terms −85 dB Third-Order Terms −85 dB Aperture Delay 10 ns Aperture Jitter 50 ps Channel-to-Channel Isolation2 fIN = 400 kHz −82 dB Full Power Bandwidth 3 dB 8.2 MHz 0.1 dB 1.6 MHz DC ACCURACY2 Resolution 12 Bits Integral Nonlinearity ±1 LSB Differential Nonlinearity Guaranteed no missed codes to 12 bits −0.95/+1.5 LSB 0 V to REFIN Input Range Straight binary output coding Offset Error ±0.6 ±8 LSB Offset Error Match ±0.5 LSB Gain Error ±2 LSB Gain Error Match ±0.6 LSB 0 V to 2 × REFIN Input Range −REFIN to +REFIN biased about REFIN with twos complement output coding offset Positive Gain Error ±2 LSB Positive Gain Error Match ±0.5 LSB Zero Code Error ±0.6 ±8 LSB Zero Code Error Match ±0.5 LSB Negative Gain Error ±1 LSB Negative Gain Error Match ±0.5 LSB ANALOG INPUT Input Voltage Range RANGE bit set to 1 0 REFIN V RANGE bit set to 0, VDD = 4.75 V to 5.25 V 0 2 × REFIN V for 0 V to 2 × REFIN DC Leakage Current ±1 µA Input Capacitance 20 pF REFERENCE INPUT REFIN Input Voltage ±1% specified performance 2.5 V DC Leakage Current ±1 µA REFIN Input Impedance fSAMPLE = 1 MSPS 36 kΩ Rev. D | Page 3 of 28 Document Outline Features Functional Block Diagram General Description Product Highlights Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Terminology Internal Register Structure Control Register Sequencer Operation Shadow Register Theory of Operation Circuit Information Converter Operation Analog Input ADC Transfer Function Handling Bipolar Input Signals Typical Connection Diagram Analog Input Channels Digital Input VDRIVE Reference Section Modes of Operation Normal Mode (PM1 = PM0 = 1) Full Shutdown (PM1 = 1, PM0 = 0) Auto Shutdown (PM1 = 0, PM0 = 1) Auto Standby (PM1 = PM0 = 0) Powering Up the AD7490 Serial Interface Power vs. Throughput Rate Microprocessor Interfacing AD7490 to TMS320C541 AD7490 to ADSP-21xx AD7490 to DSP563xx Application Hints Grounding and Layout PCB Design Guidelines for Chip Scale Package Evaluating the AD7490 Performance Outline Dimensions Ordering Guide