Datasheet AD7664 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | 16-Bit 570 kSPS CMOS Successive Approximation PulSAR ADC with No Missing Codes |
| Pages / Page | 25 / 1 — 16-Bit, 570 kSPS. PulSAR® Unipolar CMOS ADC. AD7664. FEATURES. FUNCTIONAL … |
| Revision | F |
| File Format / Size | PDF / 564 Kb |
| Document Language | English |
16-Bit, 570 kSPS. PulSAR® Unipolar CMOS ADC. AD7664. FEATURES. FUNCTIONAL BLOCK DIAGRAM. Throughput:. AVDD AGND REF REFGND. DVDD. DGND
Model Line for this Datasheet
Text Version of Document
a
16-Bit, 570 kSPS PulSAR® Unipolar CMOS ADC AD7664 FEATURES FUNCTIONAL BLOCK DIAGRAM Throughput: AVDD AGND REF REFGND DVDD DGND 570 kSPS (Warp Mode) 500 kSPS (Normal Mode) OVDD AD7664 444 kSPS (Impulse Mode) SERIAL OGND INL: 2.5 LSB Max ( 0.0038% of Full Scale) IN PORT SWITCHED 16-Bit Resolution with No Missing Codes CAP DAC 16 INGND D[15:0] S/(N+D): 90 dB Typ @ 45 kHz BUSY THD: –100 dB Typ @ 45 kHz PARALLEL Analog Input Voltage Range: 0 V to 2.5 V INTERFACE RD CLOCK Both AC and DC Specifications CS PD No Pipeline Delay CONTROL LOGIC AND SER/PAR RESET CALIBRATION CIRCUITRY Parallel and Serial 5 V/3 V Interface OB/2C SPI®/QSPITM/MICROWIRETM/DSP Compatible Single 5 V Supply Operation WARP IMPULSE CNVST Power Dissipation 115 mW Maximum, Table I. PulSAR Selection 21 W @ 100 SPS Power-Down Mode: 7 W Max Type/kSPS 100–250 500–570 800–1000 Package: 48-Lead Quad Flat Pack (LQFP) 48-Lead Chip Scale Package (LFCSP)
Pseudo AD7651 AD7650/AD7652 AD7653
Pin-to-Pin Compatible Upgrade of the AD7660
Differential AD7660/AD7661 AD7664/AD7666 AD7667
APPLICATIONS
True Bipolar AD7663 AD7665 AD7671
Data Acquisition
True AD7675 AD7676 AD7677
Instrumentation
Differential
Digital Signal Processing Spectrum Analysis
18-Bit AD7678 AD7679 AD7674
Medical Instruments
Simultaneous/ AD7654
Battery-Powered Systems
Multichannel AD7655
Process Control GENERAL DESCRIPTION
It is fabricated using Analog Devices’ high performance, 0.6 micron The AD7664 is a 16-bit, 570 kSPS, charge redistribution SAR, CMOS process, with correspondingly low cost and is available in a analog-to-digital converter that operates from a single 5 V power 48-lead LQFP and a tiny 48-lead LFCSP with operation specified supply. The part contains a high speed 16-bit sampling ADC, from –40°C to +85°C. an internal conversion clock, error correction circuits, and both serial and parallel system interface ports.
PRODUCT HIGHLIGHTS
The AD7664 is hardware factory-calibrated and is comprehensively 1. Fast Throughput tested to ensure such ac parameters as signal-to-noise ratio (SNR) The AD7664 is a 570 kSPS, charge redistribution, 16-bit and total harmonic distortion (THD), in addition to the more SAR ADC with internal error correction circuitry. traditional dc parameters of gain, offset, and linearity. 2. Superior INL It features a very high sampling rate mode (Warp), a fast mode The AD7664 has a maximum integral nonlinearity of 2.5 LSBs (Normal) for asynchronous conversion rate applications, and for with no missing 16-bit code. low power applications, a reduced power mode (Impulse) where 3. Single-Supply Operation the power is scaled with the throughput. The AD7664 operates from a single 5 V supply and dissipates only a maximum of 115 mW. In Impulse Mode, its power dissipation decreases with the throughput to, for instance, only 21 µW at a 100 SPS throughput. It consumes 7 µW maximum when in power-down. 4. Serial or Parallel Interface REV. F Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
under any patent or patent rights of Analog Devices. Trademarks and
Tel:781/329-4700 www.analog.com
registered trademarks are the property of their respective owners.
Fax:781/326-8703 © 2001-2016 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Differential Nonlinearity Error (DNL) Full-Scale Error Unipolar Zero Error Spurious-Free Dynamic Range (SFDR) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Signal to (Noise + Distortion) Ratio (S/[N+D]) Aperture Delay Transient Response Overvoltage Recovery Typical Performance Characteristics CIRCUIT INFORMATION CONVERTER OPERATION Modes of Operation Transfer Functions TYPICAL CONNECTION DIAGRAM Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply POWER DISSIPATION VERSUS THROUGHPUT CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read after Conversion External Clock Data Read during Conversion MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x) APPLICATION HINTS Bipolar and Wider Input Ranges Layout OUTLINE DIMENSIONS Revision History
16-Bit, 570 kSPS PulSAR® Unipolar CMOS ADC AD7664 FEATURES FUNCTIONAL BLOCK DIAGRAM Throughput: AVDD AGND REF REFGND DVDD DGND 570 kSPS (Warp Mode) 500 kSPS (Normal Mode) OVDD AD7664 444 kSPS (Impulse Mode) SERIAL OGND INL: 2.5 LSB Max ( 0.0038% of Full Scale) IN PORT SWITCHED 16-Bit Resolution with No Missing Codes CAP DAC 16 INGND D[15:0] S/(N+D): 90 dB Typ @ 45 kHz BUSY THD: –100 dB Typ @ 45 kHz PARALLEL Analog Input Voltage Range: 0 V to 2.5 V INTERFACE RD CLOCK Both AC and DC Specifications CS PD No Pipeline Delay CONTROL LOGIC AND SER/PAR RESET CALIBRATION CIRCUITRY Parallel and Serial 5 V/3 V Interface OB/2C SPI®/QSPITM/MICROWIRETM/DSP Compatible Single 5 V Supply Operation WARP IMPULSE CNVST Power Dissipation 115 mW Maximum, Table I. PulSAR Selection 21 W @ 100 SPS Power-Down Mode: 7 W Max Type/kSPS 100–250 500–570 800–1000 Package: 48-Lead Quad Flat Pack (LQFP) 48-Lead Chip Scale Package (LFCSP)
Pseudo AD7651 AD7650/AD7652 AD7653
Pin-to-Pin Compatible Upgrade of the AD7660
Differential AD7660/AD7661 AD7664/AD7666 AD7667
APPLICATIONS
True Bipolar AD7663 AD7665 AD7671
Data Acquisition
True AD7675 AD7676 AD7677
Instrumentation
Differential
Digital Signal Processing Spectrum Analysis
18-Bit AD7678 AD7679 AD7674
Medical Instruments
Simultaneous/ AD7654
Battery-Powered Systems
Multichannel AD7655
Process Control GENERAL DESCRIPTION
It is fabricated using Analog Devices’ high performance, 0.6 micron The AD7664 is a 16-bit, 570 kSPS, charge redistribution SAR, CMOS process, with correspondingly low cost and is available in a analog-to-digital converter that operates from a single 5 V power 48-lead LQFP and a tiny 48-lead LFCSP with operation specified supply. The part contains a high speed 16-bit sampling ADC, from –40°C to +85°C. an internal conversion clock, error correction circuits, and both serial and parallel system interface ports.
PRODUCT HIGHLIGHTS
The AD7664 is hardware factory-calibrated and is comprehensively 1. Fast Throughput tested to ensure such ac parameters as signal-to-noise ratio (SNR) The AD7664 is a 570 kSPS, charge redistribution, 16-bit and total harmonic distortion (THD), in addition to the more SAR ADC with internal error correction circuitry. traditional dc parameters of gain, offset, and linearity. 2. Superior INL It features a very high sampling rate mode (Warp), a fast mode The AD7664 has a maximum integral nonlinearity of 2.5 LSBs (Normal) for asynchronous conversion rate applications, and for with no missing 16-bit code. low power applications, a reduced power mode (Impulse) where 3. Single-Supply Operation the power is scaled with the throughput. The AD7664 operates from a single 5 V supply and dissipates only a maximum of 115 mW. In Impulse Mode, its power dissipation decreases with the throughput to, for instance, only 21 µW at a 100 SPS throughput. It consumes 7 µW maximum when in power-down. 4. Serial or Parallel Interface REV. F Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
under any patent or patent rights of Analog Devices. Trademarks and
Tel:781/329-4700 www.analog.com
registered trademarks are the property of their respective owners.
Fax:781/326-8703 © 2001-2016 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Differential Nonlinearity Error (DNL) Full-Scale Error Unipolar Zero Error Spurious-Free Dynamic Range (SFDR) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Signal to (Noise + Distortion) Ratio (S/[N+D]) Aperture Delay Transient Response Overvoltage Recovery Typical Performance Characteristics CIRCUIT INFORMATION CONVERTER OPERATION Modes of Operation Transfer Functions TYPICAL CONNECTION DIAGRAM Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply POWER DISSIPATION VERSUS THROUGHPUT CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read after Conversion External Clock Data Read during Conversion MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x) APPLICATION HINTS Bipolar and Wider Input Ranges Layout OUTLINE DIMENSIONS Revision History
