10 MHz, G = 1, 2, 4, 8 iCMOS Programmable Gain Instrumentation Amplifier
Pages / Page
25 /10 — AD8251. 150. 130. G = 4. 110. G = 2. G = 1. RR S. G = 8. 1.25µV/DIV. …
Revision
B
File Format / Size
PDF / 690 Kb
Document Language
English
AD8251. 150. 130. G = 4. 110. G = 2. G = 1. RR S. G = 8. 1.25µV/DIV. 1s/DIV. 100. 10k. 100k. FREQUENCY (Hz). √Hz. ( E. ) V µ. I ( T , R. E G A T. L O V. T E FS
AD8251150130G = 4110G = 2B)90dG = 1(RR S70PG = 85030 16 2 0 1.25µV/DIV1s/DIV 7- -01 628 87 10 0 62 0 101001k10k100k1MFREQUENCY (Hz) Figure 12. 0.1 Hz to 10 Hz RTI Voltage Noise, G = 8 Figure 15. Positive PSRR vs. Frequency, RTI 181501613014110)12G = 4√HzG = 8B)90A/10dp(( ERR8ISS70G = 1PNO6504G = 230 13 2 17 0 0 7- 7- 28 628 06 010 0 1101001k10k100k101001k10k100k1MFREQUENCY (Hz)FREQUENCY (Hz) Figure 13. Current Noise Spectral Density vs. Frequency Figure 16. Negative PSRR vs. Frequency, RTI 109) V µ8I ( T , R7E G A T6L O V5T E FS4OF3IN E G2N A H1 4 140pA/DIV1s/DIVC -01 87 0 7 1 62 1 0 0.010.1110 7- WARM-UP TIME (minutes) 28 06 Figure 14. 0.1 Hz to 10 Hz Current Noise Figure 17. Change in Offset Voltage, RTI vs. Warmup Time Rev. B | Page 9 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION GAIN SELECTION Transparent Gain Mode Latched Gain Mode Timing for Latched Gain Mode POWER SUPPLY REGULATION AND BYPASSING INPUT BIAS CURRENT RETURN PATH INPUT PROTECTION REFERENCE TERMINAL COMMON-MODE INPUT VOLTAGE RANGE LAYOUT Grounding Coupling Noise Common-Mode Rejection RF INTERFERENCE DRIVING AN ADC APPLICATIONS DIFFERENTIAL OUTPUT SETTING GAINS WITH A MICROCONTROLLER DATA ACQUISITION OUTLINE DIMENSIONS ORDERING GUIDE