Datasheet ADIS16475 (Analog Devices) - 6
Manufacturer | Analog Devices |
Description | Precision, Miniature MEMs IMU (2000dps, 8g) |
Pages / Page | 34 / 6 — Data Sheet. ADIS16475. TIMING SPECIFICATIONS. Table 2. Normal Mode. Burst … |
Revision | C |
File Format / Size | PDF / 1.1 Mb |
Document Language | English |
Data Sheet. ADIS16475. TIMING SPECIFICATIONS. Table 2. Normal Mode. Burst Read Mode. Parameter Description. Min Typ Max Min1 Typ. Max
Model Line for this Datasheet
Text Version of Document
link to page 27 link to page 27 link to page 27 link to page 9
Data Sheet ADIS16475 TIMING SPECIFICATIONS
TA = 25°C, VDD = 3.3 V, unless otherwise noted.
Table 2. Normal Mode Burst Read Mode Parameter Description Min Typ Max Min1 Typ Max Unit
fSCLK Serial clock 0.1 2 0.1 1 MHz tSTALL Stall period between data 16 N/A μs tREADRATE Read rate 24 μs t Chip select to SCLK edge 200 200 ns CS tDAV DOUT valid after SCLK edge 25 25 ns tDSU DIN setup time before SCLK rising edge 25 25 ns tDHD DIN hold time after SCLK rising edge 50 50 ns tSCLKR, tSCLKF SCLK rise/fall times 5 12.5 5 12.5 ns tDR, tDF DOUT rise/fall times 5 12.5 5 12.5 ns tSFS CS high after SCLK edge 0 0 ns t1 Input sync positive pulse width; pulse sync mode, MSC_CTRL = 5 5 μs 101 (binary, see Table 105) tSTDR Input sync to data ready valid transition Direct sync mode, MSC_CTRL = 001 (binary, see Table 105) 507 507 μs Pulse sync mode, MSC_CTRL = 101 (binary, see Table 105) 256 256 μs tNV Data invalid time 20 20 μs t2 Input sync period 500 500 μs 1 N/A means not applicable.
Timing Diagrams CS tSCLKR tSCLKF tCS tSFS 1 2 3 4 5 6 15 16 SCLK tDAV tDR DOUT MSB DB14 DB13 DB12 DB11 DB10 DB2 DB1 LSB t t DSU DHD tDF
2
DIN R/W A6 A5 A4 A3 A2 D2 D1 LSB
00 6- 543 1 Figure 2. SPI Timing and Sequence Diagram
tREADRATE tSTALL CS
003
SCLK
36- 154 Figure 3. Stall Time and Data Rate Timing Diagram Rev. A | Page 5 of 33 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INTRODUCTION INERTIAL SENSOR SIGNAL CHAIN Gyroscope Data Sampling Accelerometer Data Sampling External Clock Options Inertial Sensor Calibration Bartlett Window FIR Filter Averaging/Decimating Filter REGISTER STRUCTURE SERIAL PERIPHERAL INTERFACE (SPI) DATA READY (DR) READING SENSOR DATA Burst Read Function DEVICE CONFIGURATION Memory Structure USER REGISTER MEMORY MAP USER REGISTER DEFINTIONS Status/Error Flag Indicators (DIAG_STAT) GYROSCOPE DATA Gyroscope Measurement Range/Scale Factor Gyroscope Data Formatting X-Axis Gyroscope (X_GYRO_LOW and X_GYRO_OUT) Y-Axis Gyroscope (Y_GYRO_LOW and Y_GYRO_OUT) Z-Axis Gyroscope (Z_GYRO_LOW and Z_GYRO_OUT) Acceleration Data Accelerometer Resolution X-Axis Accelerometer (X_ACCL_LOW and X_ACCL_OUT) Y-Axis Accelerometer (Y_ACCL_LOW and Y_ACCL_OUT) Z-Axis Accelerometer (Z_ACCL_LOW and Z_ACCL_OUT) Internal Temperature (TEMP_OUT) Time Stamp (TIME_STAMP) Data Update Counter (DATA_CNTR) DELTA ANGLES Delta Angle Measurement Range X-Axis Delta Angle (X_DELTANG_LOW and X_DELTANG_OUT) Y-Axis Delta Angle (Y_DELTANG_LOW and Y_DELTANG_OUT) Z-Axis Delta Angle (Z_DELTANG_LOW and Z_DELTANG_OUT) Delta Angle Resolution DELTA VELOCITY X-Axis Delta Velocity (X_DELTVEL_LOW and X_DELTVEL_OUT) Y-Axis Delta Velocity (Y_DELTVEL_LOW and Y_DELTVEL_OUT) Z-Axis Delta Velocity (Z_DELTVEL_LOW and Z_DELTVEL_OUT) Delta Velocity Resolution CALIBRATION Calibration, Gyroscope Bias (XG_BIAS_LOW and XG_BIAS_HIGH) Calibration, Gyroscope Bias (YG_BIAS_LOW and YG_BIAS_HIGH) Calibration, Gyroscope Bias (ZG_BIAS_LOW and ZG_BIAS_HIGH) Calibration, Accelerometer Bias (XA_BIAS_LOW and XA_BIAS_HIGH) Calibration, Accelerometer Bias (YA_BIAS_LOW and YA_BIAS_HIGH) Calibration, Accelerometer Bias (ZA_BIAS_LOW and ZA_BIAS_HIGH) Filter Control Register (FILT_CTRL) Range Identifier (RANG_MDL) Miscellaneous Control Register (MSC_CTRL) Point of Percussion Linear Acceleration Effect on Gyroscope Bias Internal Clock Mode Output Sync Mode Direct Sync Mode Pulse Sync Mode Scaled Sync Mode Decimation Filter (DEC_RATE) Data Update Rate in External Sync Modes Continuous Bias Estimation (NULL_CNFG) Global Commands (GLOB_CMD) Software Reset Flash Memory Test Flash Memory Update Sensor Self Test Factory Calibration Restore Bias Correction Update Firmware Revision (FIRM_REV) Firmware Revision Day and Month (FIRM_DM) Firmware Revision Year (FIRM_Y) Product Identification (PROD_ID) Serial Number (SERIAL_NUM) Scratch Registers (USER_SCR_1 to USER_SCR_3) Flash Memory Endurance Counter (FLSHCNT_LOW and FLSHCNT_HIGH) APPLICATIONS INFORMATION ASSEMBLY AND HANDLING TIPS Package Attributes Assembly Tips PCB Layout Suggestions Underfill Process Validation and Control POWER SUPPLY CONSIDERATIONS EVALUATION TOOLS Breakout Boards PC-Based Evaluation, EVAL-ADIS2 PACKAGING AND ORDERING INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE