Datasheet HT68F001, HT68F0012 (Holtek) - 2
| Manufacturer | Holtek |
| Description | Cost-Effective Flash MCU |
| Pages / Page | 56 / 2 — HT68F001/HT68F0012. Cost-Effective Flash MCU. Table of Contents. Features … |
| File Format / Size | PDF / 3.3 Mb |
| Document Language | English |
HT68F001/HT68F0012. Cost-Effective Flash MCU. Table of Contents. Features .. 5. General Description ... 5
Model Line for this Datasheet
Text Version of Document
link to page 5 link to page 5 link to page 5 link to page 5 link to page 6 link to page 6 link to page 6 link to page 7 link to page 7 link to page 8 link to page 8 link to page 8 link to page 8 link to page 9 link to page 9 link to page 9 link to page 10 link to page 10 link to page 11 link to page 11 link to page 11 link to page 12 link to page 13 link to page 13 link to page 14 link to page 14 link to page 14 link to page 14 link to page 15 link to page 15 link to page 16 link to page 17 link to page 17 link to page 17 link to page 18 link to page 18 link to page 18 link to page 19 link to page 19 link to page 19
HT68F001/HT68F0012 HT68F001/HT68F0012 Cost-Effective Flash MCU Cost-Effective Flash MCU Table of Contents Features .. 5
CPU Featu�es ... 5 Pe�i�he�a� Featu�es ... 5
General Description ... 5 Selection Table .. 6 Block Diagram .. 6 Pin Assignment .. 6 Pin Description .. 7 Absolute Maximum Ratings .. 7 D.C. Characteristics ... 8
O�e�ating Vo�tage Cha�acte�istics ... � O�e�ating Cu��ent Cha�acte�istics ... � Standby Cu��ent Cha�acte�istics ... �
A.C. Characteristics ... 9
Low S�eed Inte�na� Osci��ato� Cha�acte�istics (LIRC) – HT6�F001 .. 9 Low S�eed Inte�na� Osci��ato� Cha�acte�istics (IRC) – HT6�F0012 .. 9 System Sta�t U� Time Cha�acte�istics .. 10
Input/Output Characteristics .. 10 Power on Reset Characteristics ..11 System Architecture ...11
C�ocking and Pi�e�ining ..11 P�og�am Counte� ... 12 Stack ... 13 ��ithmetic and Logic Unit – �LU ... 13
Flash Program Memory ... 14
St�uctu�e .. 14 S�ecia� Vecto�s ... 14 Look-u� Tab�e .. 14 Tab�e P�og�am Exam��e .. 15 In Ci�cuit P�og�amming – ICP ... 15 On-Chi� Debug Su��o�t – OCDS ... 16
Data Memory .. 17
St�uctu�e .. 1� Gene�a� Pu��ose Data Memo�y .. 1� S�ecia� Pu��ose Data Memo�y ... 1�
Special Function Register Description .. 18
Indi�ect �dd�essing Registe�s – I�R0 ... 1� Memo�y Pointe�s – MP0 .. 19 �ccumu�ato� – �CC ... 19 P�og�am Counte� Low Registe� – PCL .. 19 Rev. 1.20 2 ���i� 1�� 201� Rev. 1.20 3 ���i� 1�� 201� Document Outline Features CPU Features Peripheral Features General Description Selection Table Block Diagram Pin Assignment Pin Description Absolute Maximum Ratings D.C. Characteristics Operating Voltage Characteristics Operating Current Characteristics Standby Current Characteristics A.C. Characteristics Low Speed Internal Oscillator Characteristics (LIRC) – HT68F001 Low Speed Internal Oscillator Characteristics (IRC) – HT68F0012 System Start Up Time Characteristics Input/Output Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS Data Memory Structure General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0 Memory Pointers – MP0 Accumulator – ACC Program Counter Low Register – PCL Look-up Table Registers – TBLP Status Register – STATUS Oscillators Oscillator Overview System Clock Configurations Internal 32kHz Oscillator – LIRC Internal 512kHz Oscillator – IRC Operating Modes and System Clocks System Clocks System Operation Modes Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers I/O Pin Structures Programming Considerations Timer/Event Counter Timer/Event Counter Registers – TMR, TMRC Timer Mode Event Counter Mode Pulse Width Capture Mode Interrupts Interrupt Registers Interrupt Operation Time Base Interrupt Interrupt Wake-up Function Programming Considerations Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition Package Information 8-pin SOP (150mil) Outline Dimensions
HT68F001/HT68F0012 HT68F001/HT68F0012 Cost-Effective Flash MCU Cost-Effective Flash MCU Table of Contents Features .. 5
CPU Featu�es ... 5 Pe�i�he�a� Featu�es ... 5
General Description ... 5 Selection Table .. 6 Block Diagram .. 6 Pin Assignment .. 6 Pin Description .. 7 Absolute Maximum Ratings .. 7 D.C. Characteristics ... 8
O�e�ating Vo�tage Cha�acte�istics ... � O�e�ating Cu��ent Cha�acte�istics ... � Standby Cu��ent Cha�acte�istics ... �
A.C. Characteristics ... 9
Low S�eed Inte�na� Osci��ato� Cha�acte�istics (LIRC) – HT6�F001 .. 9 Low S�eed Inte�na� Osci��ato� Cha�acte�istics (IRC) – HT6�F0012 .. 9 System Sta�t U� Time Cha�acte�istics .. 10
Input/Output Characteristics .. 10 Power on Reset Characteristics ..11 System Architecture ...11
C�ocking and Pi�e�ining ..11 P�og�am Counte� ... 12 Stack ... 13 ��ithmetic and Logic Unit – �LU ... 13
Flash Program Memory ... 14
St�uctu�e .. 14 S�ecia� Vecto�s ... 14 Look-u� Tab�e .. 14 Tab�e P�og�am Exam��e .. 15 In Ci�cuit P�og�amming – ICP ... 15 On-Chi� Debug Su��o�t – OCDS ... 16
Data Memory .. 17
St�uctu�e .. 1� Gene�a� Pu��ose Data Memo�y .. 1� S�ecia� Pu��ose Data Memo�y ... 1�
Special Function Register Description .. 18
Indi�ect �dd�essing Registe�s – I�R0 ... 1� Memo�y Pointe�s – MP0 .. 19 �ccumu�ato� – �CC ... 19 P�og�am Counte� Low Registe� – PCL .. 19 Rev. 1.20 2 ���i� 1�� 201� Rev. 1.20 3 ���i� 1�� 201� Document Outline Features CPU Features Peripheral Features General Description Selection Table Block Diagram Pin Assignment Pin Description Absolute Maximum Ratings D.C. Characteristics Operating Voltage Characteristics Operating Current Characteristics Standby Current Characteristics A.C. Characteristics Low Speed Internal Oscillator Characteristics (LIRC) – HT68F001 Low Speed Internal Oscillator Characteristics (IRC) – HT68F0012 System Start Up Time Characteristics Input/Output Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS Data Memory Structure General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0 Memory Pointers – MP0 Accumulator – ACC Program Counter Low Register – PCL Look-up Table Registers – TBLP Status Register – STATUS Oscillators Oscillator Overview System Clock Configurations Internal 32kHz Oscillator – LIRC Internal 512kHz Oscillator – IRC Operating Modes and System Clocks System Clocks System Operation Modes Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers I/O Pin Structures Programming Considerations Timer/Event Counter Timer/Event Counter Registers – TMR, TMRC Timer Mode Event Counter Mode Pulse Width Capture Mode Interrupts Interrupt Registers Interrupt Operation Time Base Interrupt Interrupt Wake-up Function Programming Considerations Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition Package Information 8-pin SOP (150mil) Outline Dimensions
