Datasheet ARG81800 (Allegro) - 3
| Manufacturer | Allegro |
| Description | 40 V, 500 mA / 1.0 A Synchronous Buck Regulators with Ultralow Quiescent Current, SYNCIN, CLKOUT, and PGOOD |
| Pages / Page | 42 / 3 — 40 V, 500 mA / 1.0 A Synchronous Buck Regulators. ARG81800. with Ultralow … |
| File Format / Size | PDF / 4.0 Mb |
| Document Language | English |
40 V, 500 mA / 1.0 A Synchronous Buck Regulators. ARG81800. with Ultralow Quiescent Current, SYNCIN, CLKOUT, and PGOOD
Model Line for this Datasheet
Text Version of Document
40 V, 500 mA / 1.0 A Synchronous Buck Regulators ARG81800 with Ultralow Quiescent Current, SYNCIN, CLKOUT, and PGOOD SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS [1] Characteristic Symbol Notes Rating Unit
VIN, EN, SS, BIAS Pin Voltage –0.3 to 40 V Continuous –0.3 [2] to V SW Pin Voltage V IN + 0.3 V SW VIN ≤ 36 V, t < 50 ns –1.0 to VIN + 2 V Continuous V BOOT Pin Voltage V SW – 0.3 to VSW + 5.5 V BOOT t < 1 ms VSW – 0.3 to VSW + 7.0 V All Other Pin Voltages –0.3 to 5.5 V Operating Junction Temperature TJ(max) –40 to 150 °C Storage Temperature Tstg –55 to 150 °C [1] Stresses beyond the ratings listed in this table may cause permanent damage to the device. The Absolute Maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to Absolute Maximum-rated conditions for extended periods may affect device reliability. [2] This voltage is a function of temperature.
THERMAL CHARACTERISTICS:
May require derating at maximum conditions; see application information
Characteristic Symbol Test Conditions [3] Value Unit
Package Thermal Resistance RqJA On 4-layer PCB based on JEDEC standard 37 °C/W [3] Additional thermal information available on the Allegro website. 3 Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com Document Outline Features and Benefits Description Package Typical Application Diagram Selection Guide Absolute Maximum Ratings Thermal Characteristics Functional Block Diagram Pinout Diagram and Terminal List Electrical Characteristics Typical Performance Characteristics Functional Description Overview Reference Voltage Internal VREG Regulator Oscillator/Switching Frequency Synchronization (SYNCIN) and Clock Output (CLOCKOUT) Frequency Dither Transconductance Error Amplifier Compensation Components Power MOSFETs BOOT Regulator Soft Start (Startup) and Inrush Current Control Slope Compensation Pre-Biased Startup Dropout PGOOD Output Current Sense Amplifier Pulse-Width Modulation (PWM) Low-Power (LP) Mode Protection Features Undervoltage Lockout (UVLO) Pulse-by-Pulse Peak Current Protection (PCP) Overcurrent Protection (OCP) and Hiccup Mode BOOT Capacitor Protection Asynchronous Diode Protection Overvoltage Protection (OVP) SW Pin Protection Pin-to-Ground and Pin-to-Short Protections Thermal Shutdown (TSD) Application Information Design and Component Selection PWM Switching Frequency (RFSET) Output Voltage Setting Output Inductor (LO) Output Capacitors (CO) Output Voltage Ripple – Ultralow-IQ LP Mode Input Capacitors Bootstrap Capacitor Soft Start and Hiccup Mode Timing (CSS) Compensation Components (RZ, CZ, and CP) Power Stage Error Amplifier A Generalized Tuning Procedure Power Dissipation and Thermal Calculations EMI/EMC Aware PCB Design Typical Reference Designs Package Outline Drawing
VIN, EN, SS, BIAS Pin Voltage –0.3 to 40 V Continuous –0.3 [2] to V SW Pin Voltage V IN + 0.3 V SW VIN ≤ 36 V, t < 50 ns –1.0 to VIN + 2 V Continuous V BOOT Pin Voltage V SW – 0.3 to VSW + 5.5 V BOOT t < 1 ms VSW – 0.3 to VSW + 7.0 V All Other Pin Voltages –0.3 to 5.5 V Operating Junction Temperature TJ(max) –40 to 150 °C Storage Temperature Tstg –55 to 150 °C [1] Stresses beyond the ratings listed in this table may cause permanent damage to the device. The Absolute Maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to Absolute Maximum-rated conditions for extended periods may affect device reliability. [2] This voltage is a function of temperature.
THERMAL CHARACTERISTICS:
May require derating at maximum conditions; see application information
Characteristic Symbol Test Conditions [3] Value Unit
Package Thermal Resistance RqJA On 4-layer PCB based on JEDEC standard 37 °C/W [3] Additional thermal information available on the Allegro website. 3 Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com Document Outline Features and Benefits Description Package Typical Application Diagram Selection Guide Absolute Maximum Ratings Thermal Characteristics Functional Block Diagram Pinout Diagram and Terminal List Electrical Characteristics Typical Performance Characteristics Functional Description Overview Reference Voltage Internal VREG Regulator Oscillator/Switching Frequency Synchronization (SYNCIN) and Clock Output (CLOCKOUT) Frequency Dither Transconductance Error Amplifier Compensation Components Power MOSFETs BOOT Regulator Soft Start (Startup) and Inrush Current Control Slope Compensation Pre-Biased Startup Dropout PGOOD Output Current Sense Amplifier Pulse-Width Modulation (PWM) Low-Power (LP) Mode Protection Features Undervoltage Lockout (UVLO) Pulse-by-Pulse Peak Current Protection (PCP) Overcurrent Protection (OCP) and Hiccup Mode BOOT Capacitor Protection Asynchronous Diode Protection Overvoltage Protection (OVP) SW Pin Protection Pin-to-Ground and Pin-to-Short Protections Thermal Shutdown (TSD) Application Information Design and Component Selection PWM Switching Frequency (RFSET) Output Voltage Setting Output Inductor (LO) Output Capacitors (CO) Output Voltage Ripple – Ultralow-IQ LP Mode Input Capacitors Bootstrap Capacitor Soft Start and Hiccup Mode Timing (CSS) Compensation Components (RZ, CZ, and CP) Power Stage Error Amplifier A Generalized Tuning Procedure Power Dissipation and Thermal Calculations EMI/EMC Aware PCB Design Typical Reference Designs Package Outline Drawing
