Datasheet PI6CG33201C (Diodes) - 2
| Manufacturer | Diodes |
| Description | 3.3V Very Low Power 2-Output PCIe Clock Generator With On-chip Termination |
| Pages / Page | 24 / 2 — PI6CG33201C. Pin Configuration. GND. Pin Description. Pin #. Pin Name. … |
| File Format / Size | PDF / 1.7 Mb |
| Document Language | English |
PI6CG33201C. Pin Configuration. GND. Pin Description. Pin #. Pin Name. Type. Description
Model Line for this Datasheet
Text Version of Document
A product Line of Diodes Incorporated
PI6CG33201C Pin Configuration
GND SS_SEL_TRI GND V DD PD# OE1# 24 23 22 21 20 19 XTAL_IN/CLK 1 18 Q1- XTAL_OUT 2 17 Q1+ VDD_OSC 3 16 VDDA
GND
SADR/REFOUT 4 15 GNDA GND_REF 5 14 Q0- GND_DIG 6 13 Q0+ 7 8 9 10 11 12 _DIG ATA SCLK D GND V DD OE0# S V DD
Pin Description Pin # Pin Name Type Description
1 XTAL_IN/CLK Input Crystal input or CMOS reference input 2 XTAL_OUT Output Crystal output 3 VDD_OSC Power Power supply for oscillation circuit, nominal 3.3V 4 SADR/REFOUT Input/ Output CMOS Latch to select SMBus Address or LVCMOS REFOUT. This pin has an internal pull-down 5 GND_REF Power Ground for REFOUT 6 GND_DIG Power Ground for digital circuitry 7 VDD_DIG Power Power supply for digital circuitry, nominal 3.3V 8 SCLK Input CMOS SMBUS clock input, 3.3V tolerant 9 SDATA Input/ Output CMOS SMBUS Data line, 3.3V tolerant 10, 21, 24 GND Power Ground pin 11, 20 VDD Power Power supply, nominal 3.3V Active low input for enabling Q0 pair. This pin has an internal pull-down. 12 OE0# Input CMOS 1 =disable outputs, 0 = enable outputs 13 Q0+ Output HCSL Differential true clock output 14 Q0- Output HCSL Differential complementary clock output 15 GNDA Power Ground for analog circuitry 16 VDDA Power Power supply for analog circuitry PI6CG33201C www.diodes.com January 2020 Document Number DS42291 Rev 3-2 2 Diodes Incorporated
PI6CG33201C Pin Configuration
GND SS_SEL_TRI GND V DD PD# OE1# 24 23 22 21 20 19 XTAL_IN/CLK 1 18 Q1- XTAL_OUT 2 17 Q1+ VDD_OSC 3 16 VDDA
GND
SADR/REFOUT 4 15 GNDA GND_REF 5 14 Q0- GND_DIG 6 13 Q0+ 7 8 9 10 11 12 _DIG ATA SCLK D GND V DD OE0# S V DD
Pin Description Pin # Pin Name Type Description
1 XTAL_IN/CLK Input Crystal input or CMOS reference input 2 XTAL_OUT Output Crystal output 3 VDD_OSC Power Power supply for oscillation circuit, nominal 3.3V 4 SADR/REFOUT Input/ Output CMOS Latch to select SMBus Address or LVCMOS REFOUT. This pin has an internal pull-down 5 GND_REF Power Ground for REFOUT 6 GND_DIG Power Ground for digital circuitry 7 VDD_DIG Power Power supply for digital circuitry, nominal 3.3V 8 SCLK Input CMOS SMBUS clock input, 3.3V tolerant 9 SDATA Input/ Output CMOS SMBUS Data line, 3.3V tolerant 10, 21, 24 GND Power Ground pin 11, 20 VDD Power Power supply, nominal 3.3V Active low input for enabling Q0 pair. This pin has an internal pull-down. 12 OE0# Input CMOS 1 =disable outputs, 0 = enable outputs 13 Q0+ Output HCSL Differential true clock output 14 Q0- Output HCSL Differential complementary clock output 15 GNDA Power Ground for analog circuitry 16 VDDA Power Power supply for analog circuitry PI6CG33201C www.diodes.com January 2020 Document Number DS42291 Rev 3-2 2 Diodes Incorporated
