Datasheet PI6CB33202 (Diodes)
| Manufacturer | Diodes |
| Description | Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination |
| Pages / Page | 20 / 1 — Lead-free Green. PI6CB33202. Very-Low-Power Two-Output PCIe Clock Buffer … |
| File Format / Size | PDF / 1.2 Mb |
| Document Language | English |
Lead-free Green. PI6CB33202. Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination. Features. Description
Model Line for this Datasheet
Text Version of Document
A product Line of
b P
Diodes Incorporated
Lead-free Green PI6CB33202 Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination Features Description
Î Î 3.3V Supply Voltage The PI6CB33202 is a two-output very-low-power PCIe Gen1/ Î Î HCSL Input: 100MHz; Also supports 50MHz, 125MHz, or Gen2/Gen3/Gen4/Gen5 clock buffer. It takes a reference input to 133.33MHz via SMBus fan out two 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save eight Î Î Two Differential Low-Power HCSL Outputs with On-Chip Termination external resistors and make layout easier. Individual OE pin for each output provides easier power management. Î Î Default ZOUT = 85Ω Î Î Spread Spectrum Tolerant It uses Diodes proprietary PLL design to achieve very-low jitter Î Î Individual Output Enable that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements. Other than PCIe 100MHz support, this device also support Eth- Î Î Programmable Slew Rate and Output Amplitude for Each Output ernet application with 50MHz, 125MHz, and 133.33MHz via SMBus. It provides various options such as different slew rate Î Î Differential Outputs Blocked until PLL is Locked and amplitude through SMBUS, so users can configure the de- Î Î Strapping Pins or SMBus for Configuration vice easily to get the optimized performance for their individual Î Î Differential output-to-output skew <50ps boards. Î Î Very low jitter outputs Î Differential cycle-to-cycle jitter <50ps
Block Diagram
Î PCIe Gen1/Gen2/Gen3/Gen4/Gen5 CC compliant Î PCIe Gen 2 and 3 SRiS and SRnS compliant OE[1:0]# Î Î Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) IN+ Q1 Î Î Halogen and Antimony Free. “Green” Device (Note 3) PLL IN- Î Î For automotive applications requiring specific change control Q0 (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please SCLK contact us or your local Diodes representative. SDATA SADR_TRI CTRL https://www.diodes.com/quality/product-definitions/ BW_SEL_TRI LOGIC PD# Î Î Packaging (Pb-free & Green): Î 24-lead 4mm × 4mm TQFN
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds. PI6CB33202 www.diodes.com January 2020 Document Number DS41834 Rev 5-2 1 Diodes Incorporated
b P
Diodes Incorporated
Lead-free Green PI6CB33202 Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination Features Description
Î Î 3.3V Supply Voltage The PI6CB33202 is a two-output very-low-power PCIe Gen1/ Î Î HCSL Input: 100MHz; Also supports 50MHz, 125MHz, or Gen2/Gen3/Gen4/Gen5 clock buffer. It takes a reference input to 133.33MHz via SMBus fan out two 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save eight Î Î Two Differential Low-Power HCSL Outputs with On-Chip Termination external resistors and make layout easier. Individual OE pin for each output provides easier power management. Î Î Default ZOUT = 85Ω Î Î Spread Spectrum Tolerant It uses Diodes proprietary PLL design to achieve very-low jitter Î Î Individual Output Enable that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements. Other than PCIe 100MHz support, this device also support Eth- Î Î Programmable Slew Rate and Output Amplitude for Each Output ernet application with 50MHz, 125MHz, and 133.33MHz via SMBus. It provides various options such as different slew rate Î Î Differential Outputs Blocked until PLL is Locked and amplitude through SMBUS, so users can configure the de- Î Î Strapping Pins or SMBus for Configuration vice easily to get the optimized performance for their individual Î Î Differential output-to-output skew <50ps boards. Î Î Very low jitter outputs Î Differential cycle-to-cycle jitter <50ps
Block Diagram
Î PCIe Gen1/Gen2/Gen3/Gen4/Gen5 CC compliant Î PCIe Gen 2 and 3 SRiS and SRnS compliant OE[1:0]# Î Î Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) IN+ Q1 Î Î Halogen and Antimony Free. “Green” Device (Note 3) PLL IN- Î Î For automotive applications requiring specific change control Q0 (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please SCLK contact us or your local Diodes representative. SDATA SADR_TRI CTRL https://www.diodes.com/quality/product-definitions/ BW_SEL_TRI LOGIC PD# Î Î Packaging (Pb-free & Green): Î 24-lead 4mm × 4mm TQFN
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds. PI6CB33202 www.diodes.com January 2020 Document Number DS41834 Rev 5-2 1 Diodes Incorporated
