Product Brief AVR-DA (Microchip) - 4
| Manufacturer | Microchip |
| Description | AVR-DA family of microcontrollers is using the AVR CPU with hardware multiplier, running at up to 24 MHz, with 32/64/128 KB of Flash, 4/8/16 KB of SRAM, and 512 bytes of EEPROM in 28-, 32-, 48-or 64-pin packages |
| Pages / Page | 15 / 4 — AVR-DA. Peripheral Overview Table 2. Peripheral Overview. AVR128DA28. … |
| File Format / Size | PDF / 207 Kb |
| Document Language | English |
AVR-DA. Peripheral Overview Table 2. Peripheral Overview. AVR128DA28. AVR128DA32. AVR128DA48. AVR128DA64. Feature. AVR64DA28. AVR64DA32
Model Line for this Datasheet
Text Version of Document
link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
AVR-DA Peripheral Overview Table 2. Peripheral Overview AVR128DA28 AVR128DA32 AVR128DA48 AVR128DA64 Feature AVR64DA28 AVR64DA32 AVR64DA48 AVR64DA64 AVR32DA28 AVR32DA32 AVR32DA48 Pins 28 32 48 64
Max. frequency (MHz) 24 24 24 24 16-bit Timer/Counter type A (TCA) 1 1 2 2 16-bit Timer/Counter type B (TCB) 3 3 4 5 12-bit Timer/Counter type D (TCD) 1 1 1 1 Real-Time Counter (RTC) 1 1 1 1 USART 3 3 5 6 SPI 2 2 2 2 TWI/I2C 1(1) 2(1) 2(1) 2(1) 12-bit Differential ADC (channels) 1 (10) 1 (14) 1 (18) 1 (22) 10-bit DAC (outputs) 1(1) 1(1) 1(1) 1(1) Analog Comparator (AC) 3 3 3 3 Zero-Cross Detectors (ZCD) 1 1 2 3 Peripheral Touch Controller (PTC) (self- 1 1 1 1 cap/mutual cap channels) (18/81) (22/121) (32/256) (46/529) Custom Logic (LUTs) 1(4) 1(4) 1(6) 1(6) Watchdog Timer 1 1 1 1 Event System Channels 8 8 10 10 General Purpose I/O(2) 23(2) 27(2) 41(2) 55(2) PA[7:0], PB[7:0], PA[7:0], PC[3:0], PA[7:0], PB[5:0], PA[7:0], PC[3:0], PC[7:0], PD[7:0], Port PD[7:0], PC[7:0], PD[7:0], PD[7:0],PF[6:0] PE[7:0], PF[6:0], PF[6,1,0] PE[3:0], PF[6:0] PG[7:0] External Interrupts 23 27 41 55 CRCSCAN 1 1 1 1 Unified Program and Debug Interface 1 1 1 1 (UPDI)
Note:
1. The TWI/I2C can operate simultaneously as master and slave on different pins. 2. The PF6/RESET pin is input-only. © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 4 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
AVR-DA Peripheral Overview Table 2. Peripheral Overview AVR128DA28 AVR128DA32 AVR128DA48 AVR128DA64 Feature AVR64DA28 AVR64DA32 AVR64DA48 AVR64DA64 AVR32DA28 AVR32DA32 AVR32DA48 Pins 28 32 48 64
Max. frequency (MHz) 24 24 24 24 16-bit Timer/Counter type A (TCA) 1 1 2 2 16-bit Timer/Counter type B (TCB) 3 3 4 5 12-bit Timer/Counter type D (TCD) 1 1 1 1 Real-Time Counter (RTC) 1 1 1 1 USART 3 3 5 6 SPI 2 2 2 2 TWI/I2C 1(1) 2(1) 2(1) 2(1) 12-bit Differential ADC (channels) 1 (10) 1 (14) 1 (18) 1 (22) 10-bit DAC (outputs) 1(1) 1(1) 1(1) 1(1) Analog Comparator (AC) 3 3 3 3 Zero-Cross Detectors (ZCD) 1 1 2 3 Peripheral Touch Controller (PTC) (self- 1 1 1 1 cap/mutual cap channels) (18/81) (22/121) (32/256) (46/529) Custom Logic (LUTs) 1(4) 1(4) 1(6) 1(6) Watchdog Timer 1 1 1 1 Event System Channels 8 8 10 10 General Purpose I/O(2) 23(2) 27(2) 41(2) 55(2) PA[7:0], PB[7:0], PA[7:0], PC[3:0], PA[7:0], PB[5:0], PA[7:0], PC[3:0], PC[7:0], PD[7:0], Port PD[7:0], PC[7:0], PD[7:0], PD[7:0],PF[6:0] PE[7:0], PF[6:0], PF[6,1,0] PE[3:0], PF[6:0] PG[7:0] External Interrupts 23 27 41 55 CRCSCAN 1 1 1 1 Unified Program and Debug Interface 1 1 1 1 (UPDI)
Note:
1. The TWI/I2C can operate simultaneously as master and slave on different pins. 2. The PF6/RESET pin is input-only. © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 4 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
