Datasheet ADP7159 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | 2 A, Ultralow Noise, High PSRR, Adjustable Output, RF Linear Regulator |
| Pages / Page | 23 / 1 — 2 A, Ultralow Noise,. High PSRR, RF Linear Regulator. Data Sheet. … |
| Revision | B |
| File Format / Size | PDF / 1.1 Mb |
| Document Language | English |
2 A, Ultralow Noise,. High PSRR, RF Linear Regulator. Data Sheet. ADP7159. FEATURES. TYPICAL APPLICATION CIRCUIT
Model Line for this Datasheet
Text Version of Document
link to page 20 link to page 20
2 A, Ultralow Noise, High PSRR, RF Linear Regulator Data Sheet ADP7159 FEATURES TYPICAL APPLICATION CIRCUIT Input voltage range: 2.3 V to 5.5 V ADP7159 Adjustable output voltage range (VOUT): 1.2 V to 3.3 V VIN = 3.8V VOUT = 3.3V VIN VOUT Maximum load current: 2 A C C IN OUT 10µF 10µF Low noise VOUT_SENSE ON 0.9 μV rms total integrated noise from 100 Hz to 100 kHz EN REF CREF 1.6 μV rms total integrated noise from 10 Hz to 100 kHz OFF 1µF Noise spectral density: 1.7 nV/√Hz from 10 kHz to 1 MHz BYP CBYP R1 1µF VOUT = 1.2V × (R1 + R2)/R2 Power supply rejection ratio (PSRR) REF_SENSE 68 dB from 1 kHz to 100 kHz VREG C R2 REG 45 dB at 1 MHz 1µF 1kΩ < R2 < 200kΩ GND (EPAD) Dropout voltage: 200 mV typical at I
001
OUT = 2 A, VOUT = 3.3 V Initial accuracy: ±0.6% at I
12939-
LOAD = 10 mA Accuracy over line, load, and temperature: ±1.5%
Figure 1. Regulated 3.3 V Output from 3.8 V Input
Quiescent current (IGND) 4.0 mA typical at 0 μA 9.0 mA typical at 2 A Low shutdown current: 0.2 μA typical Stable with a 10 μF ceramic output capacitor 10-lead, 3 mm × 3 mm LFCSP and 8-lead SOIC packages Table 1. Related Devices Precision enable Input Output Fixed/ Supported by ADIsimPower tool Model Voltage Current Adjustable Package
ADP7158 2.3 V to 2 A Fixed 10-Lead LFCSP/
APPLICATIONS
5.5 V 8-Lead SOIC
Regulation to noise sensitive applications: phase-locked
ADP7156, 2.3 V to 1.2 A Fixed/ 10-Lead LFCSP/
loops (PLLs), voltage controlled oscillators (VCOs), and
ADP7157 5.5 V Adjustable 8-Lead SOIC
PLLs with integrated VCOs
ADM7150, 4.5 V to 800 mA Fixed/ 8-Lead LFCSP/
Communications and infrastructure
ADM7151 16 V Adjustable 8-Lead SOIC
Backhaul and microwave links
ADM7154, 2.3 V to 600 mA Fixed/ 8-Lead LFCSP/ ADM7155 5.5 V Adjustable 8-Lead SOIC
GENERAL DESCRIPTION
ADM7160 2.2 V to 200 mA Fixed 6-Lead LFCSP/ The ADP7159 is an adjustable linear regulator that operates from 5.5 V 5-Lead TSOT 2.3 V to 5.5 V and provides up to 2 A of output current. Output
1k
voltages from 1.2 V to 3.3 V are possible depending on the model.
CBYP = 1µF CBYP = 10µF
Using an advanced proprietary architecture, the device provides
CBYP = 100µF CBYP = 1000µF
high power supply rejection and ultralow noise, achieving excellent
/√Hz) V 100 n
line and load transient response with only a 10 μF ceramic
Y (
output capacitor.
IT NS
The ADP7159 is available in four models that optimize power
10 L DE A
dissipation and PSRR performance as a function of the input
R T
and output voltage. See Table 9 and Table 10 for selection guides. The typical output noise of the ADP7159 regulator is 0.9 μV rms
1 ISE SPEC O
from 100 Hz to 100 kHz and 1.7 nV/√Hz for noise spectral density
N
from 10 kHz to 1 MHz. The ADP7159 is available in 10-lead,
0.1
3 mm × 3 mm LFCSP and 8-lead SOIC packages, making it not
10 100 1k 10k 100k 1M 10M
32 0 39- only a very compact solution, but also providing excellent thermal
FREQUENCY (Hz)
129 performance for applications requiring up to 2 A of output Figure 2. Noise Spectral Density at Different Values of CBYP, VOUT = 3.3 V current in a small, low profile footprint.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input and VREG Capacitor REF Capacitor BYP Capacitor Capacitor Properties UNDERVOLTAGE LOCKOUT (UVLO) PROGRAMMABLE PRECISION ENABLE START-UP TIME REF, BYP, AND VREG PINS CURRENT-LIMIT AND THERMAL SHUTDOWN THERMAL CONSIDERATIONS Thermal Characterization Parameter (ΨJB) PSRR PERFORMANCE PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE
2 A, Ultralow Noise, High PSRR, RF Linear Regulator Data Sheet ADP7159 FEATURES TYPICAL APPLICATION CIRCUIT Input voltage range: 2.3 V to 5.5 V ADP7159 Adjustable output voltage range (VOUT): 1.2 V to 3.3 V VIN = 3.8V VOUT = 3.3V VIN VOUT Maximum load current: 2 A C C IN OUT 10µF 10µF Low noise VOUT_SENSE ON 0.9 μV rms total integrated noise from 100 Hz to 100 kHz EN REF CREF 1.6 μV rms total integrated noise from 10 Hz to 100 kHz OFF 1µF Noise spectral density: 1.7 nV/√Hz from 10 kHz to 1 MHz BYP CBYP R1 1µF VOUT = 1.2V × (R1 + R2)/R2 Power supply rejection ratio (PSRR) REF_SENSE 68 dB from 1 kHz to 100 kHz VREG C R2 REG 45 dB at 1 MHz 1µF 1kΩ < R2 < 200kΩ GND (EPAD) Dropout voltage: 200 mV typical at I
001
OUT = 2 A, VOUT = 3.3 V Initial accuracy: ±0.6% at I
12939-
LOAD = 10 mA Accuracy over line, load, and temperature: ±1.5%
Figure 1. Regulated 3.3 V Output from 3.8 V Input
Quiescent current (IGND) 4.0 mA typical at 0 μA 9.0 mA typical at 2 A Low shutdown current: 0.2 μA typical Stable with a 10 μF ceramic output capacitor 10-lead, 3 mm × 3 mm LFCSP and 8-lead SOIC packages Table 1. Related Devices Precision enable Input Output Fixed/ Supported by ADIsimPower tool Model Voltage Current Adjustable Package
ADP7158 2.3 V to 2 A Fixed 10-Lead LFCSP/
APPLICATIONS
5.5 V 8-Lead SOIC
Regulation to noise sensitive applications: phase-locked
ADP7156, 2.3 V to 1.2 A Fixed/ 10-Lead LFCSP/
loops (PLLs), voltage controlled oscillators (VCOs), and
ADP7157 5.5 V Adjustable 8-Lead SOIC
PLLs with integrated VCOs
ADM7150, 4.5 V to 800 mA Fixed/ 8-Lead LFCSP/
Communications and infrastructure
ADM7151 16 V Adjustable 8-Lead SOIC
Backhaul and microwave links
ADM7154, 2.3 V to 600 mA Fixed/ 8-Lead LFCSP/ ADM7155 5.5 V Adjustable 8-Lead SOIC
GENERAL DESCRIPTION
ADM7160 2.2 V to 200 mA Fixed 6-Lead LFCSP/ The ADP7159 is an adjustable linear regulator that operates from 5.5 V 5-Lead TSOT 2.3 V to 5.5 V and provides up to 2 A of output current. Output
1k
voltages from 1.2 V to 3.3 V are possible depending on the model.
CBYP = 1µF CBYP = 10µF
Using an advanced proprietary architecture, the device provides
CBYP = 100µF CBYP = 1000µF
high power supply rejection and ultralow noise, achieving excellent
/√Hz) V 100 n
line and load transient response with only a 10 μF ceramic
Y (
output capacitor.
IT NS
The ADP7159 is available in four models that optimize power
10 L DE A
dissipation and PSRR performance as a function of the input
R T
and output voltage. See Table 9 and Table 10 for selection guides. The typical output noise of the ADP7159 regulator is 0.9 μV rms
1 ISE SPEC O
from 100 Hz to 100 kHz and 1.7 nV/√Hz for noise spectral density
N
from 10 kHz to 1 MHz. The ADP7159 is available in 10-lead,
0.1
3 mm × 3 mm LFCSP and 8-lead SOIC packages, making it not
10 100 1k 10k 100k 1M 10M
32 0 39- only a very compact solution, but also providing excellent thermal
FREQUENCY (Hz)
129 performance for applications requiring up to 2 A of output Figure 2. Noise Spectral Density at Different Values of CBYP, VOUT = 3.3 V current in a small, low profile footprint.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input and VREG Capacitor REF Capacitor BYP Capacitor Capacitor Properties UNDERVOLTAGE LOCKOUT (UVLO) PROGRAMMABLE PRECISION ENABLE START-UP TIME REF, BYP, AND VREG PINS CURRENT-LIMIT AND THERMAL SHUTDOWN THERMAL CONSIDERATIONS Thermal Characterization Parameter (ΨJB) PSRR PERFORMANCE PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE
