Datasheet DA9131 (Dialog Semiconductor) - 27
Manufacturer | Dialog Semiconductor |
Description | High-Performance, Dual-Channel DC-DC Converter |
Pages / Page | 53 / 27 — DA9131. High-Performance, Dual-Channel DC-DC Converter. 4.2.3.3. Chip … |
File Format / Size | PDF / 1.2 Mb |
Document Language | English |
DA9131. High-Performance, Dual-Channel DC-DC Converter. 4.2.3.3. Chip Configuration Select (CONF)
Model Line for this Datasheet
Text Version of Document
DA9131 High-Performance, Dual-Channel DC-DC Converter 4.2.3.3 Chip Configuration Select (CONF)
GPIO0 functions as chip configuration select (CONF) input when CONF_EN = 1. Three different chip configurations can be selected according to the CONF pin level, whether it is HIGH, LOW, or Hi-Z.
Table 18: GPIO0-Configurable Registers when CONF_EN = 1 Register Name Description
IF_SLAVE_ADDR[6:0] I2C slave address CH1_A_MODE[1:0] CH1_A Operation mode select CH1_B_MODE[1:0] CH1_B Operation mode select CH1_VSEL CH1 output voltage and operation selection CH1_EN CH1 enable CH1_A_VOUT[7:0] CH1 output voltage setting A CH1_B_VOUT[7:0] CH1 output voltage setting B CH2_A_MODE[1:0] CH2_A Operation mode select CH2_B_MODE[1:0] CH2_B Operation mode select CH2_VSEL CH2 output voltage and operation selection CH2_EN CH2 enable CH2_A_VOUT[7:0] CH2 output voltage setting A CH2_B_VOUT[7:0] CH2 output voltage setting B M_PG1_STAT IRQ mask setting for CH1 power-good status M_PG2_STAT IRQ mask setting for CH2 power-good status M_SG_STAT IRQ mask setting for system good status M_VR_HOT IRQ mask setting for temp warning status CH1_EN_DLY[3:0] Delay setting for CH1 enable CH1_DIS_DLY[3:0] Delay setting for CH1 disable CH2_EN_DLY[3:0] Delay setting for CH2 enable CH2_DIS_DLY[3:0] Delay setting for CH2 disable GPIO1_MODE[3:0] GPIO1 mode setting GPIO2_MODE[3:0] GPIO2 mode setting GPIO1_OBUF GPIO1 output buffer select GPIO2_OBUF GPIO2 output buffer select GPIO1_TRIG[1:0] GPIO1 input trigger select GPIO1_POL GPIO1 polarity select GPIO1_PUPD GPIO1 pull-up/pull-down enable GPIO1_DEB[1:0] GPIO1 input debounce time setting GPIO1_DEB_RISE GPIO1 input debounce rising edge enable GPIO1_DEB_FALL GPIO1 input debounce falling edge enable GPIO2_TRIG[1:0] GPIO2 input trigger select GPIO2_POL GPIO2 polarity select GPIO2_PUPD GPIO2 pull-up/pull-down enable
Datasheet Revision 1.0 31-Aug-2020
CFR0011-120-00 27 of 53 © 2020 Dialog Semiconductor Document Outline General Description Key Features Benefits Applications System Diagrams Contents Table of Figures Table of Tables 1 Terms and Definitions 2 Pinout 3 Characteristics 3.1 Absolute Maximum Ratings 3.2 Recommended Operating Conditions 3.3 Thermal Characteristics 3.3.1 Thermal Ratings 3.3.2 Power Dissipation 3.4 ESD Characteristics 3.5 Buck Characteristics 3.6 Performance and Supervision Characteristics 3.7 Digital I/O Characteristics 3.8 Timing Characteristics 3.9 Typical Performance 4 Functional Description 4.1 DC-DC Buck Converter 4.1.1 Switching Frequency 4.1.2 Operation Modes and Phase Selection 4.1.3 Output Voltage Selection 4.1.4 Soft Start-Up and Shutdown 4.1.5 Current Limit 4.1.6 Resistive Divider 4.1.7 Thermal Protection 4.2 Internal Circuits 4.2.1 IC_EN/Chip Enable/Disable 4.2.2 nIRQ/Interrupt 4.2.3 GPIO 4.2.3.1 GPIO Pin Assignment 4.2.3.2 GPIO Function 4.2.3.3 Chip Configuration Select (CONF) 4.3 Operating Modes 4.3.1 ON 4.3.2 OFF 4.4 I2C Communication 4.4.1 I2C Protocol 5 Register Definitions 5.1 Register Map 5.1.1 System 5.1.2 Buck1 5.1.3 Buck2 5.1.4 Serialization 6 Package Information 6.1 Package Outlines 6.2 Moisture Sensitivity Level 6.3 Soldering Information 7 Ordering Information 8 Application Information 8.1 Capacitor Selection 8.2 Inductor Selection