Datasheet AEM00300 (E-peas) - 3
| Manufacturer | E-peas |
| Description | Highly Versatile Buck-Boost Ambient Energy Manager Battery Charger with Source Voltage Level Configuration |
| Pages / Page | 26 / 3 — DATASHEET. AEM00300. List of Figures |
| File Format / Size | PDF / 768 Kb |
| Document Language | English |
DATASHEET. AEM00300. List of Figures
Model Line for this Datasheet
Text Version of Document
link to page 5 link to page 6 link to page 11 link to page 12 link to page 13 link to page 16 link to page 19 link to page 20 link to page 21 link to page 21 link to page 22 link to page 22 link to page 23 link to page 24 link to page 25 link to page 26
DATASHEET AEM00300 List of Figures
Figure 1: Simplified Schematic View . 6 Figure 2: Pinout Diagram QFN 28-pin . 7 Figure 3: Functional Block Diagram . .12 Figure 4: Simplified Schematic View of the AEM00300 . .13 Figure 5: Diagram of the AEM00300 States . 14 Figure 6: Custom Mode Settings . .17 Figure 7: Typical Application Circuit 1 . 20 Figure 8: Typical Application Circuit 2 . 21 Figure 9: Wake-up state, Start state and Supply state . 22 Figure 10: Wake-up state, Start state and Supply state . 22 Figure 11: DCDC Efficiency from SRC to STO for 1 mA and 10 mA in Low Power Mode . .23 Figure 12: DCDC Efficiency from SRC to STO for 10 mA and 50 mA in High Power Mode . 23 Figure 13: Schematic Example . 24 Figure 14: Layout Example for the AEM00300 and its Passive Components . .25 Figure 15: QFN 28-pin 4x4mm Drawing (Al Dimensions in mm) . 26 Figure 16: Recommended Board Layout (Al Dimensions in mm) . 27 DS_AEM00300_Rev1.0 Copyright © 2022 e-peas SA Confidential 4 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset and Wake Up States 7.3. Supply State 7.4. Source Voltage Regulation 7.5. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Custom Mode Configuration 8.4. Disable Storage Element Charging 8.5. Source Level Configuration 8.6. External Components 8.6.1. Storage element information 8.6.2. External inductor information 8.6.3. External capacitors information CSRC CINT 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 28-pin 4x4mm) 12.2. Board Layout 13. Revision History
DATASHEET AEM00300 List of Figures
Figure 1: Simplified Schematic View . 6 Figure 2: Pinout Diagram QFN 28-pin . 7 Figure 3: Functional Block Diagram . .12 Figure 4: Simplified Schematic View of the AEM00300 . .13 Figure 5: Diagram of the AEM00300 States . 14 Figure 6: Custom Mode Settings . .17 Figure 7: Typical Application Circuit 1 . 20 Figure 8: Typical Application Circuit 2 . 21 Figure 9: Wake-up state, Start state and Supply state . 22 Figure 10: Wake-up state, Start state and Supply state . 22 Figure 11: DCDC Efficiency from SRC to STO for 1 mA and 10 mA in Low Power Mode . .23 Figure 12: DCDC Efficiency from SRC to STO for 10 mA and 50 mA in High Power Mode . 23 Figure 13: Schematic Example . 24 Figure 14: Layout Example for the AEM00300 and its Passive Components . .25 Figure 15: QFN 28-pin 4x4mm Drawing (Al Dimensions in mm) . 26 Figure 16: Recommended Board Layout (Al Dimensions in mm) . 27 DS_AEM00300_Rev1.0 Copyright © 2022 e-peas SA Confidential 4 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset and Wake Up States 7.3. Supply State 7.4. Source Voltage Regulation 7.5. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Custom Mode Configuration 8.4. Disable Storage Element Charging 8.5. Source Level Configuration 8.6. External Components 8.6.1. Storage element information 8.6.2. External inductor information 8.6.3. External capacitors information CSRC CINT 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 28-pin 4x4mm) 12.2. Board Layout 13. Revision History
