Datasheet SA571 (ON Semiconductor) - 10

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS PDIP−16
CASE 648−08 ISSUE V DATE 22 APR 2015 16 1
SCALE 1:1
NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
D A
2. CONTROLLING DIMENSION: INCHES. 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
16 9 E
AGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.
H
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
E1
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C. 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
1 8
LEADS UNCONSTRAINED.
c NOTE 8 b2 B
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE
TOP VIEW END VIEW
LEADS, WHERE THE LEADS EXIT THE BODY.
WITH LEADS CONSTRAINED
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE
NOTE 5
CORNERS).
A2 e/2 A INCHES MILLIMETERS DIM MIN MAX MIN MAX NOTE 3 A
−−−− 0.210 −−− 5.33
L A1
0.015 −−−− 0.38 −−−
A2
0.115 0.195 2.92 4.95
b
0.014 0.022 0.35 0.56
A1 b2
0.060 TYP 1.52 TYP
C SEATING C
0.008 0.014 0.20 0.36
PLANE M D
0.735 0.775 18.67 19.69
D1 D1
0.005 −−−− 0.13 −−−
e eB E
0.300 0.325 7.62 8.26
16X b END VIEW E1
0.240 0.280 6.10 7.11
e
0.100 BSC 2.54 BSC
NOTE 6
0.010 C A
SIDE VIEW
M M B M
eB
−−−− 0.430 −−− 10.92
L
0.115 0.150 2.92 3.81
M
−−−− 10 ° −−− 10 °
GENERIC MARKING DIAGRAM*
16 XXXXXXXXXXXX STYLE 1: STYLE 2: XXXXXXXXXXXX PIN 1. CATHODE PIN 1. COMMON DRAIN AWLYYWWG 2. CATHODE 2. COMMON DRAIN 3. CATHODE 3. COMMON DRAIN 1 4. CATHODE 4. COMMON DRAIN 5. CATHODE 5. COMMON DRAIN XXXXX = Specific Device Code 6. CATHODE 6. COMMON DRAIN 7. CATHODE 7. COMMON DRAIN A = Assembly Location 8. CATHODE 8. COMMON DRAIN WL = Wafer Lot 9. ANODE 9. GATE YY = Year 10. ANODE 10. SOURCE 11. ANODE 11. GATE WW = Work Week 12. ANODE 12. SOURCE G = Pb−Free Package 13. ANODE 13. GATE 14. ANODE 14. SOURCE *This information is generic. Please refer to 15. ANODE 15. GATE 16. ANODE 16. SOURCE device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “G”, may or may not be present. Some products may not follow the Generic Marking.
DOCUMENT NUMBER: 98ASB42431B
Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION: PDIP−16 PAGE 1 OF 1 onsemi
and are trademarks of Semiconductor Components Industries, LLC dba
onsemi
or its subsidiaries in the United States and/or other countries.
onsemi
reserves the right to make changes without further notice to any products herein.
onsemi
makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does
onsemi
assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
onsemi
does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2019 www.onsemi.com