Datasheet LTC1402 (Analog Devices) - 9

ManufacturerAnalog Devices
DescriptionSerial 12-Bit, 2.2Msps Sampling ADC with Shutdown
Pages / Page24 / 9 — W U. TI I G DIAGRA S. Nap Mode and Sleep Mode Waveforms. SCK to DOUT Delay
File Format / SizePDF / 292 Kb
Document LanguageEnglish

W U. TI I G DIAGRA S. Nap Mode and Sleep Mode Waveforms. SCK to DOUT Delay

W U TI I G DIAGRA S Nap Mode and Sleep Mode Waveforms SCK to DOUT Delay

Model Line for this Datasheet

Text Version of Document

LTC1402
W U W TI I G DIAGRA S
t2 t7 t3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 SCK t4 t5 CONV t6 t0 INTERNAL SAMPLE HOLD SAMPLE HOLD S/H STATUS t t 8a 8 DOUT REPRESENTS THE ANALOG INPUT FROM THE PREVIOUS CONVERSION Hi-Z Hi-Z DOUT REF D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 REF REFRDY BIT + 12-BIT DATA WORD tCONV tTHROUGHPUT 1402 TD01
Nap Mode and Sleep Mode Waveforms
SCK t t 1 1 CONV NAP SLEEP t12 V REF t11 REFRDY NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS. REFRDY APPEARS AS A BIT IN THE DOUT WORD. 1402 TD02
SCK to DOUT Delay
SCK SCK VIH VIH t8 t10 t9 VOH 90% DOUT DOUT VOL 10% 1402 TD03 9