Datasheet AD7091R (Analog Devices) - 6

ManufacturerAnalog Devices
Description1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP
Pages / Page22 / 6 — AD7091R. Data Sheet. Parameter. Test Conditions/Comments. Min. Typ. Max. …
RevisionB
File Format / SizePDF / 595 Kb
Document LanguageEnglish

AD7091R. Data Sheet. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit

AD7091R Data Sheet Parameter Test Conditions/Comments Min Typ Max Unit

Model Line for this Datasheet

Text Version of Document

link to page 13
AD7091R Data Sheet Parameter Test Conditions/Comments Min Typ Max Unit
VDD = 5.25 V 22 60 µA VDD = 3 V 21.6 33 µA Normal Mode—Operational VDD = 5.25 V, fSAMPLE = 1 MSPS 388 449 µA VDD = 3 V, fSAMPLE = 1 MSPS 349 408 µA VDD = 3 V, fSAMPLE = 100 kSPS 55 µA Power-Down Mode VDD = 5.25 V 0.334 4.4 µA VDD = 5.25 V, TA = −40°C to +85°C 0.334 1.4 µA VDD = 3 V 0.264 4.2 µA VDD = 3 V, TA = −40°C to +85°C 0.264 1.2 µA IDRIVE VIN = 0 V Normal Mode—Static5 VDRIVE = 5.25 V 32 500 nA VDRIVE = 3 V 28 500 nA Normal Mode—Operational VDRIVE = 5.25 V, fSAMPLE = 1 MSPS 42 86 µA VDRIVE = 3 V, fSAMPLE = 1 MSPS 17 20 µA Power-Down Mode VDRIVE = 5.25 V 7 41 nA VDRIVE = 3 V 2 28 nA Total Power Dissipation (PDD + PDRIVE) VIN = 0 V Normal Mode—Static4 VDD = VDRIVE = 5.25 V 116 318 µW VDD = VDRIVE = 3 V 65 101 µW Normal Mode—Operational VDD = VDRIVE = 5.25 V, fSAMPLE = 1 MSPS 2.3 2.9 mW VDD = VDRIVE = 3 V, fSAMPLE = 1 MSPS 1 1.3 mW Power-Down Mode VDD = VDRIVE = 5.25 V 1.8 24 µW VDD = VDRIVE = 3 V 0.8 13 µW 1 Dynamic performance is achieved with a burst SCLK. Operating a free running SCLK during acquisition phase degrades dynamic performance. 2 See the Terminology section. 3 Sample tested during initial release to ensure compliance. 4 SCLK is operating in burst mode and CS is idling high. With a free running SCLK and CS pulled low, the IDD static current is increased by 30 µA typical at VDD = 5.25 V. 5 SCLK is operating in burst mode and CS is idling high. With a free running SCLK and CS pulled low, the IDRIVE static current is increased by 32 µA typical at VDRIVE = 5.25 V. Rev. B | Page 4 of 20 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION INTERNAL/EXTERNAL VOLTAGE REFERENCE TYPICAL CONNECTION DIAGRAM ANALOG INPUT MODES OF OPERATION Normal Mode Power-Down Mode POWER CONSUMPTION Normal Mode Normal and Power-Down Mode Combination SERIAL INTERFACE WITH BUSY INDICATOR WITHOUT BUSY INDICATOR SOFTWARE RESET INTERFACING WITH 8-/16-BIT SPI OUTLINE DIMENSIONS ORDERING GUIDE