Product Brief AVR-DA (Microchip) - 2
| Manufacturer | Microchip |
| Description | AVR-DA family of microcontrollers is using the AVR CPU with hardware multiplier, running at up to 24 MHz, with 32/64/128 KB of Flash, 4/8/16 KB of SRAM, and 512 bytes of EEPROM in 28-, 32-, 48-or 64-pin packages |
| Pages / Page | 15 / 2 — AVR-DA. Note: . AVR-DA Family Overview. Product Brief |
| File Format / Size | PDF / 207 Kb |
| Document Language | English |
AVR-DA. Note: . AVR-DA Family Overview. Product Brief
Model Line for this Datasheet
Text Version of Document
link to page 2
AVR-DA
• Peripherals: – Up to two 16-bit Timer/Counter type A (TCA) with dedicated period register and three PWM channels – Up to five 16-bit Timer/Counter type B (TCB) with input capture and simple PWM functionality – One 12-bit Timer/Counter type D (TCD) optimized for power control – One 16-bit Real-Time Counter (RTC) running from external crystal or internal oscillator – Up to six USART with fractional Baud Rate Generator, auto-baud, and start-of-frame detection – Two Master/Slave Serial Peripheral Interface (SPI) – Up to two Two-Wire Interface (TWI) with dual address match • Independent master and slave operation (dual mode) • Philips I2C compatible • Standard mode (Sm, 100 kHz) • Fast mode (Fm, 400 kHz) • Fast mode plus (Fm+, 1 MHz) (1) – Event System for CPU independent and predictable inter-peripheral signaling – Configurable Custom Logic (CCL) with up to six programmable Look-up Tables (LUT) – One 12-bit differential 130 ksps Analog-to-Digital Converter (ADC) – Three Analog Comparators (ACs) with window compare functions – One 10-bit Digital-to-Analog Converter (DAC) – Up to three Zero-Cross Detectors (ZCD) – Multiple voltage references (VREF) • 1.024V • 2.048V • 2.500V • 4.096V – Peripheral Touch Controller (PTC) with Driven Shield+ and Boost Mode Technologies for capacitive touch buttons, sliders, wheels and 2D surface. • Up to 46 self-capacitance and 529 mutual-capacitance channels – Automated Cyclic Redundancy Check (CRC) Flash memory scan – Watchdog Timer (WDT) with Window mode, with a separate on-chip oscillator – External interrupt on all general purpose pins • I/O and Packages: – Up to 55 programmable I/O pins – 28-pin SPDIP, SSOP and SOIC – 32-pin VQFN 5x5 mm and TQFP 7x7 mm – 48-pin VQFN 6x6 mm and TQFP 7x7 mm – 64-pin VQFN 9x9 mm and TQFP 10x10 mm • Temperature Ranges: – Industrial: -40°C to +85°C – Extended: -40°C to +125°C
Note:
1. I2C Fm+ is only supported for above 2.7V.
AVR-DA Family Overview
The figure below shows the AVR-DA devices, laying out pin count variants and memory sizes: • Vertical migration is possible without code modification, as these devices are fully pin and feature compatible • Horizontal migration to the left reduces the pin count, and therefore, the available features © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 2 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
AVR-DA
• Peripherals: – Up to two 16-bit Timer/Counter type A (TCA) with dedicated period register and three PWM channels – Up to five 16-bit Timer/Counter type B (TCB) with input capture and simple PWM functionality – One 12-bit Timer/Counter type D (TCD) optimized for power control – One 16-bit Real-Time Counter (RTC) running from external crystal or internal oscillator – Up to six USART with fractional Baud Rate Generator, auto-baud, and start-of-frame detection – Two Master/Slave Serial Peripheral Interface (SPI) – Up to two Two-Wire Interface (TWI) with dual address match • Independent master and slave operation (dual mode) • Philips I2C compatible • Standard mode (Sm, 100 kHz) • Fast mode (Fm, 400 kHz) • Fast mode plus (Fm+, 1 MHz) (1) – Event System for CPU independent and predictable inter-peripheral signaling – Configurable Custom Logic (CCL) with up to six programmable Look-up Tables (LUT) – One 12-bit differential 130 ksps Analog-to-Digital Converter (ADC) – Three Analog Comparators (ACs) with window compare functions – One 10-bit Digital-to-Analog Converter (DAC) – Up to three Zero-Cross Detectors (ZCD) – Multiple voltage references (VREF) • 1.024V • 2.048V • 2.500V • 4.096V – Peripheral Touch Controller (PTC) with Driven Shield+ and Boost Mode Technologies for capacitive touch buttons, sliders, wheels and 2D surface. • Up to 46 self-capacitance and 529 mutual-capacitance channels – Automated Cyclic Redundancy Check (CRC) Flash memory scan – Watchdog Timer (WDT) with Window mode, with a separate on-chip oscillator – External interrupt on all general purpose pins • I/O and Packages: – Up to 55 programmable I/O pins – 28-pin SPDIP, SSOP and SOIC – 32-pin VQFN 5x5 mm and TQFP 7x7 mm – 48-pin VQFN 6x6 mm and TQFP 7x7 mm – 64-pin VQFN 9x9 mm and TQFP 10x10 mm • Temperature Ranges: – Industrial: -40°C to +85°C – Extended: -40°C to +125°C
Note:
1. I2C Fm+ is only supported for above 2.7V.
AVR-DA Family Overview
The figure below shows the AVR-DA devices, laying out pin count variants and memory sizes: • Vertical migration is possible without code modification, as these devices are fully pin and feature compatible • Horizontal migration to the left reduces the pin count, and therefore, the available features © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 2 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
