Datasheet ADIS16006 (Analog Devices) - 5

link to page 6 link to page 6 link to page 6 link to page 6 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
ADIS16006 Data Sheet Parameter Conditions Min Typ Max Unit
POWER SUPPLY Operating Voltage Range 3.0 5.25 V Quiescent Supply Current fSCLK = 50 kSPS 1.5 1.9 mA Power-Down Current 1.0 mA Turn-On Time6 CX, CY = 0.1 µF 20 ms 1 Guaranteed by measurement of initial offset and sensitivity. 2 Defined as the output change from ambient-to-maximum temperature or ambient-to-minimum temperature. 3 Actual bandwidth response controlled by user-supplied external capacitor (CX, CY). 4 See the Setting the Bandwidth section for more information on how to reduce the bandwidth. 5 Self-test response changes as the square of VCC. 6 Larger values of CX and CY increase turn-on time. Turn-on time is approximately (160 × (0.0022 + CX or CY) + 4) in milliseconds, where CX and CY are in µF.
TIMING SPECIFICATIONS
TA = −40°C to +125°C, acceleration = 0 g, unless otherwise noted.
Table 2. Parameter
1, 2
VCC = 3.3 V VCC = 5 V Unit Description
f 3 SCLK 10 10 kHz min 2 2 MHz max tCONVERT 14.5 × tSCLK 14.5 × tSCLK tACQ 1.5 × tSCLK 1.5 × tSCLK Throughput time = tCONVERT + tACQ = 16 × tSCLK t1 10 10 ns min TCS/CS to SCLK setup time t 4 2 60 30 ns max Delay from TCS/CS until DOUT three-state disabled t 4 3 100 75 ns max Data access time after SCLK falling edge t4 20 20 ns min Data setup time prior to SCLK rising edge t5 20 20 ns min Data hold time after SCLK rising edge t6 0.4 × tSCLK 0.4 × tSCLK ns min SCLK high pulse width t7 0.4 × tSCLK 0.4 × tSCLK ns min SCLK low pulse width t 5 8 80 80 ns max TCS/CS rising edge to DOUT high impedance t 6 9 5 5 µs typ Power-up time from shutdown 1 Guaranteed by design. All input signals are specified with tR and tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.6 V. The 3.3 V operating range spans from 3.0 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V. 2 See Figure 3 and Figure 4. 3 Mark/space ratio for the SCLK input is 40/60 to 60/40. 4 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross 0.4 V or 2.0 V with VCC = 3.3 V and time for an output to cross 0.8 V or 2.4 V with VCC = 5.0 V. 5 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the Timing Specifications is the true bus relinquish time of the part and is independent of the bus loading. 6 Shutdown recovery time denotes the time it takes to start producing samples and does not account for the recovery time of the sensor, which is dependent on the overall bandwidth. Rev. C | Page 4 of 16 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Timing Specifications Circuit and Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Accelerometer Data Format Self-Test Serial Interface Accelerometer Serial Interface Accelerometer Control Register Power-Down ADD0 ZERO ONE DONTC Accelerometer Conversion Details Temperature Sensor Serial Interface Read Operation Write Operation Temperature Sensor Control Register ZERO Output Data Format Temperature Sensor Conversion Details Power Supply Decoupling Setting the Bandwidth Selecting Filter Characteristics: The Noise/Bandwidth Trade-Off Applications Second Level Assembly Outline Dimensions Ordering Guide