The high level of the generated RST-logic signal prevents any eventual low-to-high transitions at the clock input from triggering the monostable until the integrators of the generator reset in a defined way
Figure 2. The high level of the generated RST-logic signal prevents any eventual low-to-high transitions at the clock input from triggering the monostable until the integrators of the generator reset in a defined way