Circuits & Schematics: CHESS CLOCK - 5
Search for: "CHESS CLOCK"
- .. for receiving serial data from uController board. See example of U5 in the schematic, SER is for data input, SRCLK is shift clock and RCLK is Latch clock. Each data bit is shifted into the register on rising edge of the shift clock. When all ...Mar 31, 2008
- .. in china) after a while. The gears loses lubrication and the dust gets the job done. Fortunately, the electronics of the clock works for many years without problem, so you can hack a quartz clock to get a timebase generator. Here is the ...Apr 2, 2008
- Rex Niven.. the PL signal rises, shorter pulses on the microcontroller’s I/O port generate pulses at the shift register’s clock input, CP, but not at the PL input. The duration of these clock pulses must be long enough to exceed delay R1C1 ...Nov 5, 2008
- .. has an inbuilt 8-bit Timer0 module, and this can be configured to generate timer interrupts when it overflows. The system clock divided by the programmable prescaler clocks the timer0. The timer interrupt rate can thus be controlled by ...Nov 20, 2008
- .. the charge pump. Because the microcontroller works at 1.2 MHz by its internal oscillator, each NOP (nonoperation) takes one clock cycle, or 0.83 µsec, to execute, so the on time is 5 µsec. Similarly, Cbi portb, 2 tells the ...Feb 8, 2009
- .. humidity, indoor remote outdoor temperature display.Both Celsius or Fahrenheit mbar/hPa or mm Hg supported. With calendar clock. Easy 3-button user-menu. 42 hour-history display (curve). Auto-memory display of all high and low-values. PIC ...Mar 26, 2009
- .. table, and cleans up in like 2 min when friends come over. (It's the alarm-time-setting part of what's going to be a meter-clock.) I bring the setup to work sometimes when I feel like playing hooky. Add a small bag of goodies (some ...Mar 28, 2009
- .. output of 8-input NAND gate IC CD4068b to change over from logic high to logic low, thereby providing a high-to-low going clock pulse at clock input pin of 7-stage counter CD4024B, which is used here as a flip-flop (only Q0 output is used ...Apr 2, 2009
- .. SCLK, SDATA, and BIT_ENABLE. All data on the SDATA line is ignored while BIT_ENABLE is low. We connected the data and clock lines directly to the MMC SCLK and MISO lines and controlled the BIT_ENABLE line with the MCU. The bit enable ...May 17, 2009
- .. charge and then start timer. It will cause a measurement error. This can be ignored on the AVR because it requires only one clock cycle for that sequence. Any other microcontroller may rquire to consider this problem. * Leakage current on ...May 25, 2009
Sort by: relevance / date
